


ASCII CHARACTER SET (7-BIT CODE)

LSD	MSD	7-bit code							
		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P		p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	B	R	b	r
3	0011	ETX	DC3	#	3	C	S	c	s
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	'	7	G	W	g	w
8	1000	BS	CAN	(8	H	X	h	x
9	1001	HT	EM)	9	I	Y	i	y
A	1010	LF	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	<	K	[k	{
C	1100	FF	FS	,	>	L	\	l	
D	1101	CR	GS	-	=	M]	m	}
E	1110	SO	RS	.	>	N	^	n	~
F	1111	SI	VS	/	?	O	_	o	DEL

- NUL — Null
- SOH — Start of Heading
- STX — Start of Text
- ETX — End of Text
- EOT — End of Transmission
- ENQ — Enquiry
- ACK — Acknowledge
- BEL — Bell
- BS — Backspace
- HT — Horizontal Tabulation
- LF — Line Feed
- VT — Vertical Tabulation
- FF — Form Feed
- CR — Carriage Return
- SO — Shift Out
- SI — Shift In
- DLE — Data Link Escape
- DC — Device Control
- NAK — Negative Acknowledge
- SYN — Synchronous Idle
- ETB — End of Transmission Block
- CAN — Cancel
- EM — End of Medium
- SUB — Substitute
- ESC — Escape
- FS — File Separator
- GS — Group Separator
- RS — Record Separator
- US — Unit Separator
- SP — Space (Blank)
- DEL — Delete

PUNCHED TAPE FORMAT (ASCII)



OBJECT CODE RECORD FORMAT (ASCII)

Data Record: ;N₁N₂A₁A₂A₃A₄D₁D₂D₃...D_nX₁X₂X₃X₄CR LF
 Last Record: ;00C₁C₂C₃C₄X₁X₂X₃X₄


where:

- Two hex digits (MSD & LSD) = 1 ASCII character
- ; = Start of record (ASCII '3B')
- N₁N₂ = No. of data bytes in record (hex.) 18_h max. = 00 for last record
- A₁A₂A₃A₄ = Starting address (hex)
- D₁D₂ = Two hexadecimal digits = One 8-bit data byte
- X₁X₂X₃X₄ = Record checksum (hex.) Hex sum of all characters in the record except ; and checksum, truncated to 16 bits (four hex digits)
- C₁C₂C₃C₄ = Total number of records (hex)
- CR = Carriage Return (ASCII '0D')
- LF = Line Feed (ASCII '0A')



Rockwell

R6500 Microprocessor Programming Reference Card



Rockwell Microelectronic Devices Sales Offices

WESTERN REGION, U.S.A.
 3310 Miraloma Avenue
 P.O. Box 3669
 Anaheim, CA 92803
 Phone: (714) 632-3698

CENTRAL REGION, U.S.A.
 Contact Robert O. Whitesell & Associates
 6691 East Washington Street
 Indianapolis, Indiana 46219
 Attn: Mill Gambie Mgr
 Phone: (317) 359-9283

EASTERN REGION, U.S.A.
 Carolier Office Building
 850-870 U.S. Route 1
 North Brunswick, New Jersey 08902
 Phone: (201) 246-3630

FAREAST
 Rockwell International Overseas Corp.
 Ichiban-cho Central Building
 22-1 Ichiban-cho, Chiyoda-ku
 Tokyo 102, Japan
 Phone: 265-8808

MIDWEST REGION, U.S.A.
 1011 E. Touhy — Suite 245
 Des Plaines, Illinois 60018
 Phone: (312) 297-8862

EUROPE
 Rockwell International GmbH
 Microelectronic Devices
 Fraunhoferstrasse 11
 D-8033 Munchen-Martinsried
 Germany
 Phone: (089) 859-9575

DOC. NO. 29650N50
 REV. 2, OCTOBER 1978

R6500 INSTRUCTION SET


INSTRUCTIONS		IMMEDIATE			ABSOLUTE			ZERO PAGE			ACCUM			IMPLUED			(NO. B)						
MNEMONIC	OPERATION	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#				
ADC	A ← M + C ← A (4) (1)	60	2	2	6D	4	3	05	3	2										81	6	2	
AND	A ← M ← A (1)	20	2	2	2D	4	3	25	3	2											21	6	2
ASL	C ← [C] ← D				0E	6	3	05	5	2	CA	2	1										
BCC	BRANCH ON C = 0 (2)																						
BCS	BRANCH ON C = 1 (2)																						
BEO	BRANCH ON Z = 1 (2)																						
BIT	4 ← M				2C	4	3	24	3	2													
BMI	BRANCH ON M = 1 (2)																						
BNE	BRANCH ON Z = 0 (2)																						
BPL	BRANCH ON N = 0 (2)																						
BRK	BREAK (See Fig. 1)													0D	7	1							
BVC	BRANCH ON V = 0 (2)																						
BVS	BRANCH ON V = 1 (2)																						
CLC	0 ← C													18	2	1							
CLD	0 ← D													0D	2	1							
CLI	0 ← I													56	2	1							
CLV	0 ← V													B8	2	1							
CMP	A ← M	CO	2	2	CD	4	3	CS	3	2													
CPX	X ← M	E0	2	2	EC	4	3	E4	3	2													
CPY	Y ← M	CO	2	2	CC	4	3	CA	3	2													
DEC	M ← 1 ← M				CE	6	3	CE	5	2													
DEX	X ← 1 ← X													CA	2	1							
DEY	Y ← 1 ← Y													05	2	1							
EOR	A ← M ← A (1)	49	2	2	4D	4	3	45	3	2													
INC	M ← 1 ← M				EE	6	3	E6	5	2													
INX	X ← 1 ← X													E8	2	1							
INY	Y ← 1 ← Y													CD	2	1							
JMP	JUMP TO NEW LOC				4C	3	3																
JSR	JUMP SUB (See Fig. 2)				20	6	3																
LDA	M ← A (1)	A9	2	2	AD	4	3	AD	3	2													
LDE	M ← X (1)	A2	2	2	AE	4	3	A0	3	2													
LDY	M ← Y (1)	A0	2	2	AC	4	3	A4	3	2													
LSR	D ← [D] ← C				4E	6	3	4E	5	2	4A	2	1										
NOP	NO OPERATION													EA	2	1							
ORA	A ← M ← A (1)	09	2	2	0D	4	3	05	3	2													
PMA	A ← Ms S ← 1 ← S													48	3	1							
PHP	P ← Ms S ← 1 ← S													05	3	1							
PLA	S ← 1 ← S Ms ← A													65	4	1							
PLP	S ← 1 ← S Ms ← P													26	4	1							
ROL	[D] ← [D] ← [C]				2E	6	3	26	5	2	2A	2	1										
ROR	[C] ← [C] ← [D]				6E	6	3	65	5	2	6A	2	1										
RTI	RTRN INT (See Fig. 1)													40	6	1							
RTS	RTRN SUB (See Fig. 2)													6D	6	1							
SBC	A ← M ← C ← A (1)	E9	2	2	ED	4	3	E5	3	2													
SEC	1 ← C													36	2	1							
SED	1 ← D													F8	2	1							
SEI	1 ← I													78	2	1							
STA	A ← M				8D	4	3	85	3	2													
STX	X ← M				8E	4	3	85	3	2													
STY	Y ← M				8C	4	3	84	3	2													
TAX	A ← X													AA	2	1							
TAY	A ← Y													AB	2	1							
TSX	S ← X													BA	2	1							
TXA	X ← A													BA	2	1							
TXS	X ← S													9A	2	1							
TYA	Y ← A													9C	2	1							

(1) ADD 1 TO "N" IF PAGE BOUNDARY IS CROSSED
 (2) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE
 ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE
 (3) CARRY NOT = BORROW
 (4) IF IN DECIMAL MODE, Z FLAG IS INVALID
 ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT

PROCESSOR STATUS CODES		(NO. Y)			Z PAGE, X			ABS. X			ABS. Y			RELATIVE			INDIRECT			Z PAGE, Y				
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	
																								OP

X INDEX X - ADD M₇ MEMORY BIT 7
 Y INDEX Y - SUBTRACT M₆ MEMORY BIT 6
 A ACCUMULATOR A AND n NO. CYCLES
 M MEMORY PER EFFECTIVE ADDRESS V OR # NO. BYTES
 Ms MEMORY PER STACK POINTER v EXCLUSIVE OR

PROCESSOR PROGRAMMING MODEL



HEXADEXIMAL AND DECIMAL CONVERSION

HEXADEXIMAL COLUMNS											
6		5		4		3		2		1	
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
7654		3210		7654		3210		7654		3210	
Byte				Byte				Byte			

MACHINE INSTRUCTIONS

ADC	Add Memory to Accumulator with Carry	LDX	Load Index X with Memory
AND	AND Memory with Accumulator	LDY	Load Index Y with Memory
ASL	Shift Left One Bit (Memory or Accumulator)	LSR	Shift Right One Bit (Memory or Accumulator)
BCC	Branch on Carry Clear	NOP	No Operation
BCS	Branch on Carry Set	ORA	OR Memory with Accumulator
BEQ	Branch on Result Zero	PHA	Push Accumulator on Stack
BIT	Test Bits in Memory with Accumulator	PHP	Push Processor Status on Stack
BMI	Branch on Result Minus	PLA	Pull Accumulator from Stack
BNE	Branch on Result Not Zero	PLP	Pull Processor Status from Stack
BPL	Branch on Result Plus	ROL	Rotate One Bit Left (Memory or Accumulator)
BRK	Force Break	ROR	Rotate One Bit Right (Memory or Accumulator)
BVC	Branch on Overflow Clear	RTI	Return from Interrupt
BVS	Branch on Overflow Set	RTS	Return from Subroutine
CLC	Clear Carry Flag	SBC	Subtract Memory from Accumulator with Borrow
CLD	Clear Decimal Mode	SEC	Set Carry Flag
CLI	Clear Interrupt Disable Bit	SED	Set Decimal Mode
CLV	Clear Overflow Flag	SEI	Set Interrupt Disable Status
CMP	Compare Memory and Accumulator	STA	Store Accumulator in Memory
CPX	Compare Memory and Index X	STX	Store Index X in Memory
CPY	Compare Memory and Index Y	STY	Store Index Y in Memory
DEC	Decrement Memory by One	TAX	Transfer Accumulator to Index X
DEX	Decrement Index X by One	TAY	Transfer Accumulator to Index Y
DEY	Decrement Index Y by One	TSX	Transfer Stack Pointer to Index X
EOR	Exclusive-OR Memory with Accumulator	TXA	Transfer Index X to Accumulator
INC	Increment Memory by One	TXS	Transfer Index X to Stack Pointer
INX	Increment Index X by One	TYA	Transfer Index Y to Accumulator
INY	Increment Index Y by One		
JMP	Jump to New Location		
JSR	Jump to New Location Saving Return Address		
LDA	Load Accumulator with Memory		

COMPARE INSTRUCTION RESULTS

Condition	N	Z	C
A, X, or Y < Memory	1*	0	0
A, X, or Y = Memory	0	1	1
A, X, or Y > Memory	0*	0	1

*N is valid only for 2's complement compare.

POWERS OF 2

2 ⁿ	n
256	8
512	9
1024	10
2048	11
4096	12
8192	13
16384	14
32768	15
65536	16
131072	17
262144	18
524288	19
1048576	20
2097152	21
4194304	22
8388608	23
16777216	24

POWERS OF 16

16 ⁿ	n
1	0
16	1
256	2
4096	3
65536	4
1048576	5
16777216	6
268435456	7
4294967296	8
68719476736	9
1099511627776	10
17592186044416	11
281474976710656	12
4503599627370496	13
72057594037927936	14
1152921504606846976	15

BACKWARD RELATIVE BRANCH TABLE

MSD \ LSD	LSD															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
B	128	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113
9	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97
A	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81
B	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65
C	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49
D	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
E	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
F	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

FORWARD RELATIVE BRANCH TABLE

MSD \ LSD	LSD															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127

OPERATION CODE TABLE

OP	0	1	2	3	4	5	6	7
0	BRA	ORA AND X				ORA Z PAGE	ASL Z PAGE	
1	BRP	ORA AND Y				ORA Z PAGE X	ASL Z PAGE X	
2	JSR	AND AND X			BTZ Page	AND Z PAGE	ROL Z PAGE	
3	BRH	AND AND Y				AND Z PAGE X	ROL Z PAGE X	
4	BTI	EOR AND X				EOR Z PAGE	LSR Z PAGE	
5	BVC	EOR AND Y				EOR Z PAGE X	LSR Z PAGE X	
6	RTS	ADC AND X				ADC Z PAGE	ROR Z PAGE	
7	BVS	ADC AND Y				ADC Z PAGE X	ROR Z PAGE X	
8		STA AND X			STV Z Page	STA Z PAGE	STZ Z PAGE	
9	BCC	STA AND Y			STV Z Page X	STA Z PAGE X	STZ Z PAGE X	
10	LDR MEM	LDA AND X	LDR MEM		LOV Z Page	LDA Z PAGE	LDI Z PAGE Y	
11	SCS	LDA AND Y			LOV Z Page X	LDA Z PAGE X	LDI Z PAGE Y	
12	CPY MEM	CMR AND X			CPV Z Page	CMR Z PAGE	DEC Z PAGE	
13	BNE	CMR AND Y				CMR Z PAGE X	DEC Z PAGE X	
14	CPZ MEM	SBC AND X			CPZ Page	SBC Z PAGE	INC Z PAGE	
15	BEC	SBC AND Y				SBC Z PAGE X	INC Z PAGE X	

OP	0	1	2	3	4	5	6	7	8
PHP	ORA AND X	ASLA						ORA AND X	ASL AND X
CLC	ORA AND Y							ORA AND X	ASL AND X
RLP	AND AND X	ROLA					BT ABS	AND AND X	ROL AND X
SEC	AND AND Y							AND AND X	ROL AND X
PHA	EOR AND X	LSR A					JMP ABS	EOR AND X	LSR AND X
CLI	EOR AND Y							EOR AND X	LSR AND X
PLA	ADC AND X	RORA					JMP AND	ADC AND X	ROR AND X
SEI	ADC AND Y							ADC AND X	ROR AND X
DEY		TBA					STY ABS		STX AND X
TYA	STA AND Y	TBA						STA AND X	STX AND X
TAY	LDA AND X	TAX					LDY ABS	LDA AND X	LDI AND X
CLV	LDA AND Y	TAX					LDY AND X	LDA AND X	LDI AND X
INY	CMR AND X	DEX					CPY ABS	CMR AND X	DEC AND X
CLD	CMR AND Y							CMR AND X	DEC AND X
BNF	SBC AND X	BCP					CPY ABS	SBC AND X	INC AND X
BCD	SBC AND Y							SBC AND X	INC AND X

ADDRESSING MODES

- IMM — IMMEDIATE ADDRESSING** — The operand is contained in the second byte of the instruction.
- ABS — ABSOLUTE ADDRESSING** — The second byte of the instruction contains the 8 low order bits of the effective address (EA). The third byte contains the 8 high order bits of the effective address.
- Z PAGE — ZERO PAGE ADDRESSING** — Second byte contains the 8 low order bits of the effective address. The 8 high order bits are zero.
- A — ACCUMULATOR** — One byte instruction operating on the accumulator.
- Z PAGE, X - Z PAGE, Y — ZERO PAGE INDEXED** — The second byte of the instruction is added to the index (carry is dropped) to form the low order byte of the EA. The high order byte of the EA is zeros.

- ABS, X - ABS, Y — ABSOLUTE INDEXED** — The effective address is formed by adding the index to the second and third byte of the instruction.
- (IND, X) — INDEXED INDIRECT** — The second byte of the instruction is added to the X index, discarding the carry. The result points to a location on page zero which contains the 8 low order bits of the EA. The next byte contains the 8 high order bits.
- (IND, Y) — INDIRECT INDEXED** — The second byte of the instruction points to a location in page zero. The contents of this memory location is added to the Y index, the result being the low order eight bits of the EA. The carry from this operation is added to the contents of the next page zero location, the result being the 8 high order bits of the EA.

FIG. 1 IRQ, NMI, RTI, BRK OPERATION




FIG. 2 JSR, RTS OPERATION

