

OPERATION CODE TABLE

MSD	LSB	0	1	2	3	4	5	6	7
0	BRK	ORA-IND. X					ORA-Z PAGE	ASL-Z PAGE	
1	BPL	ORA-IND. Y					ORA-Z PAGE, X	ASL-Z PAGE, X	
2	JSR	AND-IND. X				BIT-Z. Page	AND-Z PAGE	ROL-Z PAGE	
3	BMI	AND-IND. Y					AND-Z PAGE, X	ROL-Z PAGE, X	
4	RTI	EOR-IND. X					EOR-Z PAGE	LSR-Z PAGE	
5	BVC	EOR-IND. Y					EOR-Z PAGE, X	LSR-Z PAGE, X	
6	RTS	ADC-IND. X					ADC-Z PAGE	ROR-Z PAGE	
7	BVS	ADC-IND. Y					ADC-Z PAGE, X	ROR-Z PAGE, X	
8		STA-IND. X				STY-Z. Page	STA-Z PAGE	STXZ PAGE	
9	BCC	STA-IND. Y				STY-Z. Page, X	STA-Z PAGE, X	STXZ PAGE, Y	
A	LDY-IMM	LDA-IND. X	LDX-IMM			LDY-Z. Page	LDA-Z PAGE	LDXZ PAGE	
B	BCS	LDA-IND. Y				LDY-Z. Page, X	LDA-Z PAGE, X	LDXZ PAGE, Y	
C	CPY-IMM	CMP-IND. X				CPY-Z. Page	CMP-Z PAGE	DEC-Z PAGE	
D	BNE	CMP-IND. Y					CMP-Z PAGE, X	DEC-Z PAGE, X	
E	CPX-IMM	SBC-IND. X				CPX-Z. Page	SBC-Z PAGE	INC-Z PAGE	
F	BEQ	SBC-IND. Y					SBC-Z PAGE, X	INC-Z PAGE, X	

MSD	LSB	8	9	A	B	C	D	E	F
0	PHP	ORA-IMM	ASL-A				ORA-ABS	ASL-ABS	0
1	CLC	ORA-ABS, Y					ORA-ABS, X	ASL-ABS, X	1
2	PLP	AND-IMM	ROL-A			BIT-ABS	AND-ABS	ROL-ABS	2
3	SEC	AND-ABS, Y					AND-ABS, X	ROL-ABS, X	3
4	PHA	EOR-IMM	LSR-A			JUMP-ABS	EOR-ABS	LSR-ABS	4
5	CLI	EOR-ABS, Y					EOR-ABS, X	LSR-ABS, X	5
6	PLA	ADC-IMM	ROR-A			JMP-IND	ADC-ABS	ROR-ABS	6
7	SEI	ADC-ABS, Y					ADC-ABS, X	ROR-ABS, X	7
8	DEY		TXA			STY-ABS	STA-ABS	STX-ABS	8
9	TYA	STA-ABS, Y	TXS				STA-ABS, X		9
A	TAY	LDA-IMM	TAX			LDY-ABS	LDA-ABS	LDX-ABS	A
B	CLV	LDA-ABS, Y	TSX			LDY-ABS, X	LDA-ABS, X	LDX-ABS, Y	B
C	INY	CMP-IMM	DEX			CPY-ABS	CMP-ABS	DEC-ABS	C
D	CLD	CMP-ABS, Y					CMP-ABS, X	DEC-ABS, X	D
E	INX	SBC-IMM	NOP			CPX-ABS	SBC-ABS	INC-ABS	E
F	SED	SBC-ABS, Y					SBC-ABS, X	INC-ABS, X	F

ADDRESSING MODES

- IMM — IMMEDIATE ADDRESSING** — The operand is contained in the second byte of the instruction.
- ABS — ABSOLUTE ADDRESSING** — The second byte of the instruction contains the 8 low order bits of the effective address (EA). The third byte contains the 8 high order bits of the effective address.
- Z PAGE — ZERO PAGE ADDRESSING** — Second byte contains the 8 low order bits of the effective address. The 8 high order bits are zero.
- A — ACCUMULATOR** — One byte instruction operating on the accumulator.
- Z PAGE, X - Z PAGE, Y — ZERO PAGE INDEXED** — The second byte of the instruction is added to the index (carry is dropped) to form the low order byte of the EA. The high order byte of the EA is zeros.

- ABS, X - ABS, Y — ABSOLUTE INDEXED** — The effective address is formed by adding the index to the second and third byte of the instruction.
- (IND, X) — INDEXED INDIRECT** — The second byte of the instruction is added to the X index, discarding the carry. The result points to a location on page zero which contains the 8 low order bits of the EA. The next byte contains the 8 high order bits.
- (IND, Y) — INDIRECT INDEXED** — The second byte of the instruction points to a location in page zero. The contents of this memory location is added to the Y index, the result being the low order eight bits of the EA. The carry from this operation is added to the contents of the next page zero location, the result being the 8 high order bits of the EA.

FIG. 1 IRQ, NMI, RTI, BRK OPERATION




FIG. 2 JSR, RTS OPERATION

