

# Doped and Undoped SiGeC Layers for Dopant Profile Control in sub-100 nm Vertical MOSFET's

J. C. Sturm, M. Yang, and M. S. Carroll

Department of Electrical Engineering, Center for Photonics and Optoelectronic Materials  
Princeton University, Princeton, NJ 08544 USA  
609-258-5610, fax: 609-258-1954, sturm@ee.princeton.edu

## Introduction/Abstract

Vertical FET structures are of interest because they allow short channel lengths to be defined without lithography, and can be gated from two-sides if the pillar is thin. Such double-gated (or wrap-around) gates offer the possibility of low off-currents at room temperature and allow one to eliminate channel doping (and the resulting statistical fluctuation problems) [1,2]. In this work the use of  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layers is explored to make vertical structures stable to thermal processing (e.g. sidewall gate oxide growth or implantation annealing), and the method is demonstrated with sub 100-nm p-channel FET's.

## Diffusion Control and Device Results

Fig. 1 shows a process simulation of how severely a 750°C wet oxidation step causes boron to diffuse from a pre-defined vertical FET structure with a channel length of 110 nm, which clearly makes any device impossible. If one




Fig.1. Simulation of boron diffusion in a 110nm vertical p-channel FET with oxidation enhanced diffusion turned on and off (750°C, 40min).

artificially turns off the oxidation-enhanced diffusion (OED) in the simulator, sub-100nm devices become possible. Similar results would occur from transient-enhanced-diffusion (TED) during low-temperature annealing of conventional ion implantations performed above the FET structure due to defect migration. Over the last few years, it has been shown that low levels of C in  $\text{Si}_{1-y}\text{Ge}_y$  or  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  (<1% C) are effective at getting Si interstitial atoms, and thus reducing the OED and TED effects [3,4]. The diffusion of B can be reduced some distance from the actual  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layers (Fig. 2).





Fig. 2. (a) Buried marker structure to study ability of SiGeC to getter interstitials and reduce OED; (b) relative B diffusion coefficient in  $\text{O}_2$  vs.  $\text{N}_2$  in lower B layer under 850°C oxidation as function of C levels in the SiGeC blocking layer.

Therefore undoped 20nm SiGeC layers (20% Ge, ~0.4%C) were inserted into the channel next to S/D (Fig. 3) or p<sup>+</sup> doped SiGeC layers were inserted into the S/D itself to curb boron diffusion. The device structures were made by growing the entire source/channel/drain structure by RTCVD epitaxy at 625-750°C, since the channel length is then directly controlled and does not depend on etch times, etc. Only wide pillar devices with phosphorus-doped channels (~2x10<sup>18</sup>cm<sup>-3</sup> with ~15nm/decade profile control) have been made to date. Various tradeoffs of doped vs. undoped SiGeC and channel designs will be discussed. Nearly ideal devices can be made at channel lengths well under 100 nm, far shorter than previous bests for p-channel devices of 200 nm for S/D implantation after gate oxidation[6] and 140nm for 600°C oxides at high pressure with epitaxially grown S/D's [7]. Note leakage currents remain very low even with the SiGeC (Fig. 4). Devices with L of 25 nm are reasonable above threshold, but suffer from punchthrough below threshold.




Fig. 3. SIMS profiles of vertical p-channel FET structures both before and after sacrificial and gate oxidation (750°C, 40min total) for all silicon and undoped Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> boron barriers (20nm) just outside the S/D in the channel.




Fig. 4. Linear and subthreshold characteristics for L = 65 nm and L = 25 nm vertical p-channel FET's.

### Summary

Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> layers can be effectively used to dramatically improve control of dopant profiles in short-channel devices, making them more tolerant of thermal processing. This can be achieved without a penalty of increased leakage. Current work in progress is attempting to combine these results with dual-gate structures, and to exploring the ability to minimize the diffusion of n-type dopants as well. The support of ONR and DARPA is gratefully acknowledged.

1. C. Auth and J. Plummer, IEEE Electron Device Lett. **18**, 74, (1997).
2. D. J. Frank, S. E. Laux and M. V. Fischetti, IEDM Tech. Dig., 553, (1992).
3. P. A. Stolk, D. J. Eaglesham, H. J. Gossmann and J. M. Poate, Appl. Phys. Lett. **66**, 1370, (1995).
4. M. S. Carroll, C. L. Chang and J. C. Sturm, Appl. Phys. Lett. **73**, 3695, (1998).
5. M. Yang, C. L. Chang, M. Carroll and J. C. Sturm, IEEE Electron Device Lett. (June, 1999).
6. K. Liu, S. Ray, S. Oswal and S. Banerjee, IEEE Electron Device Lett. **19**, 13, (1998).
7. D. Behammer, L. Vescan, R. Loo, J. Moers, A. Muck, H. Luth and T. Grabolla, Electronics Lett. **32**, 406, (1996).