

Reliability of Active-Matrix Organic Light-Emitting-Diode Arrays With Amorphous Silicon Thin-Film Transistor Backplanes on Clear Plastic

Bahman Hekmatshoar, *Student Member, IEEE*, Alex Z. Kattamis, Kunigunde H. Cherenack, Ke Long, Jian-Zhang Chen, Sigurd Wagner, *Fellow, IEEE*, James C. Sturm, *Fellow, IEEE*, Kamala Rajan, and Michael Hack

Abstract—We have fabricated active-matrix organic light emitting diode (AMOLED) test arrays on an optically clear high-temperature flexible plastic substrate at process temperatures as high as 285 °C using amorphous silicon thin-film transistors (a-Si TFTs). The substrate transparency allows for the operation of AMOLED pixels as bottom-emission devices, and the improved stability of the a-Si TFTs processed at higher temperatures significantly improves the reliability of light emission over time.

Index Terms—Active matrix, active-matrix organic light-emitting-diode (AMOLED) display, amorphous silicon, clear plastic, stability, thin-film transistor.

I. INTRODUCTION

ACTIVE-MATRIX organic light-emitting-diode (AMOLED) displays have all the necessary features to become the dominant technology for the next generation of flat-panel and flexible displays. Compared to liquid crystals displays (LCDs), OLEDs offer superior properties such as high-speed response, wide viewing angle, simple structure and low fabrication cost. In addition, OLEDs are emissive devices and do not need backlight illumination and color filters, resulting in low power consumption [1], [2]. Integrating OLEDs with TFTs in the form of active matrices is required for achieving very low power consumptions in mid-sized and large-sized displays [3], [4]. Since the introduction of AMOLED displays, low-temperature poly-Si has been the material of choice for making the TFT backplanes due to the relatively high mobility and stability of poly-Si TFTs [4], [5]. However, with the improvement of OLED efficiency and especially the introduction of phosphorescent OLEDs with efficiencies superior to conventional fluorescent OLEDs, which allow the use of a-Si TFTs instead

of poly-Si devices [3], a-Si TFTs have become very appealing for AMOLED applications [6], [7]. The reason is that a-Si technology is a mature low-cost technology widespread in production and is very suitable for large-area deposition especially on flexible plastic substrates [8]. Flexibility is a requirement for economical mass production by roll-to-roll processing.

A critical technical issue associated with employing a-Si TFT backplanes on clear plastic substrates for AMOLED displays is the stability of a-Si TFTs. The threshold voltage of a-Si TFTs increases with time due to charge trapping in the gate nitride and defect creation in the a-Si [9]. This problem becomes serious when the TFTs are made at the low process temperatures compatible with existing clear plastic substrates ($\ll 300$ °C) [10]–[12]. Unlike AMLCDs, AMOLED pixels operate in dc and the OLED current depends directly and continuously on the TFT threshold voltage. Therefore, as the threshold voltage increases, the OLED current supplied by the TFT and thus the pixel brightness drops. The threshold voltage shift is reduced as a result of improvement in the quality of the gate nitride and a-Si material at higher process temperatures [10]–[13].

In this letter, we report the successful fabrication of AMOLED test arrays on a clear plastic substrate at temperatures as high as 285 °C, which is a significant improvement compared to the previously reported AMOLED devices on clear plastic substrates fabricated at 150 °C [14], [15]. Such a high temperature process has been made possible by a novel clear plastic substrate that exhibits all of the four critical properties of: 1) high glass transition temperature (> 300 °C); 2) low coefficient of thermal expansion (CTE) (< 10 ppm/°C); 3) optical transparency; and 4) process compatibility (vacuum and chemicals), as well as proper stress engineering of the layers as established earlier by our group [16], [17].

II. FABRICATION PROCESS

The circuit schematic of the fabricated two-TFT AMOLED pixels is shown in Fig. 1. The pixel is composed of a switching TFT, a driving TFT, a storage capacitor, and an OLED, as well as a data line, a select line, a power line and a common ground line (OLED cathode). The cross section of the AMOLED pixel structure is shown in Fig. 2. The fabrication process starts by coating both sides of the clear plastic substrate

Manuscript received July 12, 2007; revised October 8, 2007. This work was supported by the U.S. Display Consortium. The review of this letter was arranged by Editor P. Yu.

B. Hekmatshoar, A. Z. Kattamis, K. H. Cherenack, K. Long, J.-Z. Chen, S. Wagner, and J. C. Sturm are with the Department of Electrical Engineering and the Princeton Institute for the Science and Technology of Materials (PRISM), Princeton University, Princeton, NJ 08544 USA (e-mail: hekmat@princeton.edu).

K. Rajan and M. Hack are with Universal Display Corporation, Ewing, NJ 08618 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.910800




Fig. 1. Circuit schematic of a two-TFT AMOLED pixel.




Fig. 2. Schematic cross section of a two-TFT AMOLED pixel fabricated in this letter.

77 with 200-nm-thick silicon nitride (SiN_x) buffer layers grown
 78 by plasma-enhanced chemical vapor deposition (PECVD) for
 79 protection against chemicals during the fabrication process. The
 80 bottom metal (Cr/Al based) is then evaporated thermally and
 81 patterned by wet-etching. Next, a 300/200/30-nm TFT stack
 82 of SiN_x /a-Si(undoped)/ n^+ a-Si (gate dielectric/channel/drain
 83 and source contacts) is deposited in a multichamber PECVD
 84 machine without exposure to air. For comparison, we fabricated
 85 AMOLED arrays at three different gate nitride deposition tem-
 86 peratures of 285 °C, 250 °C, and 200 °C. The gate nitride depo-
 87 sition temperature is the highest temperature used in processing
 88 and hereafter we will refer to it as the process temperature. The
 89 a-Si deposition has been optimized for best quality at 250 °C
 90 for the 250 °C and 285 °C processes, and at 200 °C for the
 91 200 °C process [10]–[12]. Dry etching is used next to pattern
 92 the a-Si islands and open contact vias to the bottom metal.
 93 The top metal (Cr/Al based) is then thermally evaporated and
 94 patterned by wet etching. The n^+ a-Si is then cut at the backside
 95 of the a-Si channel by dry etching, and the samples are annealed
 96 at 180 °C for 1 h to repair the dry etching damage to the channel.
 97 The backplane is then passivated by a 250-nm-thick layer of
 98 SiN_x grown by PECVD at 125 °C, and dry-etching is used to
 99 open contact holes for ITO (OLED anode). Next, a 200-nm-
 100 thick ITO layer is deposited at room temperature by dc-
 101 sputtering from an In_2O_3 /SnO₂ target (with 90/10 weight ratio)
 102 in Ar/O₂ ambient and patterned by wet etching. A passivation
 103 layer is then deposited and patterned to cover the edges of ITO
 104 to avoid shorts between the ITO and the cathode in the OLED
 105 (evaporated subsequently). Dry etching is used next to open
 106 vias to the external pads in the passivation (not shown in the
 107 cross section). Finally, the AMOLED structure is completed
 108 by evaporation of a green phosphorescent OLED (PHOLED)
 109 through a pair of shadow masks for organic layers and cathode.




Fig. 3. DC output characteristics of the driver TFTs fabricated on clear plastic at 200 °C and 285 °C process temperatures.

Controlling the mechanical stress in the deposited layers is
 110 crucial to obtain a flat surface with crack-free layers, especially
 111 at high process temperatures (250 °C and 285 °C) where
 112 the dimensional change in the substrate becomes significant
 113 (even with the low CTE of the clear plastic substrates). The
 114 mechanical stress in the PECVD-grown layers can be adjusted
 115 by the plasma power density [16], [17]. The buffer nitride
 116 layers on both sides of the clear plastic are grown at a plasma
 117 power density of 200 mW/cm² resulting in compressive films
 118 balancing out the stress levels in each other and laying out
 119 the passivated substrate flat. Both bottom and top metal layers
 120 are tri-layers of Cr–Al–Cr with thin and thus low-tensile-stress
 121 Cr layers (15 nm) for adhesion and low-stress Al layers for
 122 sufficient conduction. The gate SiN_x and a-Si are deposited at
 123 plasma power densities of 22 and 17 mW/cm², respectively,
 124 resulting in compressive films. The n^+ a-Si layer grown at
 125 17 mW/cm² is tensile, similar to the top and bottom Cr layers,
 126 and balances out the stress from the compressive layers. The
 127 SiN_x passivation layer on the device side and the sputtered
 128 ITO are nearly stress free. The overall result is a crack-free
 129 backplane with a flat surface, ready for OLED evaporation. 130

III. RESULTS AND DISCUSSION

131

The dc output characteristics of typical driving TFTs
 132 ($W/L = 150/5 \mu\text{m}$) fabricated on clear plastic at 200 °C
 133 and 285 °C are shown in Fig. 3. It is observed that the
 134 ON-state driving current is not essentially affected by chang-
 135 ing the process temperature. Both TFTs show an apparent
 136 (i.e., not corrected for contact resistance) effective mobility of
 137 0.63 cm²/(V · s) and an apparent threshold voltage of 2.1 V in
 138 the saturation regime. However, the lower gate leakage current
 139 for the 285 °C process shows improvement in the quality of
 140 gate nitride at higher process temperatures. The dc output char-
 141 acteristics of a fabricated AMOLED pixel are shown in Fig. 4.
 142 A luminance intensity of 1000 Cd/m² is obtained at a data
 143 voltage of 16.8 V and corresponds to an OLED efficiency of
 144 57 Cd/A. The inset is an optical image of an 8 × 8 AMOLED
 145 test array made on clear plastic at 250 °C, showing a high
 146 process yield of about 96%. 147






Fig. 4. DC output characteristics of an AMOLED pixel fabricated on clear plastic. The inset shows an image of an 8×8 AMOLED test array fabricated on clear plastic at 250°C . The pattern of emission is defined by the ITO area.

148 The process temperature drastically affects the stability of
 149 AMOLED pixels. We stressed each pixel at two different pixel
 150 currents corresponding to pixel luminance intensities of 1000
 151 and 100 Cd/m^2 (points A and B marked on the luminance
 152 curve in Fig. 4). For each stress point, the bias voltages on
 153 the select line (20 V) and data line (with values corresponding
 154 to the initial pixel luminance at points A and B) were kept
 155 constant and the pixel luminance was measured versus time.
 156 Fig. 5(a) shows the luminance drop under the mentioned stress
 157 conditions for pixels processed at three process temperatures,
 158 200°C , 250°C , and 285°C . The luminance intensities are
 159 normalized to their initial values (100 Cd/m^2 for stress point
 160 B and 1000 Cd/m^2 for stress point A). In all curves, the pixel
 161 luminance drops over time. It is observed that for each process
 162 temperature, the luminance degradation is faster at stress point
 163 A than at stress point B, and more importantly degradation
 164 proceeds significantly faster at lower TFT process tempera-
 165 tures. Since the temperature is the only process variable, faster
 166 luminance degradation at lower TFT process temperatures may
 167 be attributed to a faster threshold voltage increase in the driver
 168 TFT, which reduces the pixel current accordingly. Note that on
 169 this time scale, the effect of OLED luminance degradation is
 170 negligible due to the very long lifetime of the green phospho-
 171 rescent OLED (PHOLED) [18]. The faster drop at stress point
 172 A compared to stress point B may be explained by the increased
 173 charge trapping in the gate nitride and defect creation in a-Si at
 174 higher gate voltages, resulting in a larger threshold voltage shift
 175 in the driving TFT. As shown in Fig. 5(a), the improvement in
 176 the pixel reliability at higher process temperatures is significant.
 177 After 4 h of continuous stress, the pixel brightness drops to
 178 about 40% of its initial value for the 200°C process, while for
 179 the 285°C process the brightness drops to only about 95%.
 180 This result demonstrates the impact of increasing the process
 181 temperature on improving the reliability of AMOLED pixels.
 182 Such high process temperatures are not conventionally possible
 183 because of the thermal constraints of clear plastic substrates,
 184 which limit the TFT process to low temperatures. Therefore,
 185 new clear plastic substrates with thermal properties that allow
 186 processing at such high temperatures are essential to flexible
 187 bottom-emitting AMOLED displays based on a-Si.



(a)



(b)

Fig. 5. (a) Luminance as a function of dc stress time for the AMOLED pixels fabricated at three process temperatures on clear plastic. The stress points A and B correspond to the points marked on the luminance curve in Fig. 4 and (b) threshold voltage shift of the driver TFT as a function of dc stress time extracted from the luminance data of part (a) assuming negligible OLED luminance degradation (empty symbols) and measured threshold voltage shift of individual test driver TFTs under the same dc bias stress (full symbols).

To confirm that the luminance degradation of the fabricated
 188 AMOLED pixels is mainly due to the a-Si TFT threshold
 189 voltage shift, we compare the threshold voltage shift of the
 190 driver TFTs calculated from the AMOLED luminance data in
 191 Fig. 5(a) assuming no OLED degradation, with the directly
 192 measured threshold voltage shift of individual test driver TFTs
 193 under the same dc bias stress, in Fig. 5(b). The small differences
 194 between these data verify that the pixel luminance degrada-
 195 tion is mainly a result of the threshold voltage shift of the
 196 driver TFTs. 197

IV. SUMMARY AND CONCLUSION

198

We have successfully fabricated AMOLED test arrays on
 199 clear plastic substrates at temperatures as high as 285°C , and
 200 demonstrated the impact of high a-Si TFT process temperatures
 201 on the reliability of AMOLED pixels. Our results suggest that
 202 high temperature processing is crucial for AMOLED displays
 203 with a-Si TFT backplanes. 204

205 ACKNOWLEDGMENT

206 The authors would like to thank R. Wessel, Sr. Research
207 Engineer, and Dr. C. Simone of the DuPont Company for
208 providing the clear plastic substrates.

209 REFERENCES

- 210 [1] S. Forrest, P. Burrows, and M. Thompson, "The dawn of organic
211 electronics," *IEEE Spectr.*, vol. 37, no. 8, pp. 29–34, Aug. 2000.
- 212 [2] R. Dawson, Z. Shen, D. A. Furest, S. Connor, J. Hsu, M. G. Kane,
213 R. G. Stewart, A. Ipri, C. N. King, P. J. Green, R. T. Flegal, S. Pearson,
214 W. A. Tang, S. Van Slyke, F. Chen, J. Shi, M. H. Lu, and J. C. Sturm,
215 "The impact of the transient response of organic light emitting diodes
216 on the design of active matrix OLED displays," in *IEDM Tech. Dig.*,
217 Dec. 1998, pp. 875–878.
- 218 [3] M. Hack, J. J. Brown, J. K. Mahon, R. C. Kwong, and R. Hewitt, "Perfor-
219 mance of high-efficiency AMOLED displays," *J. Soc. Inf. Disp.*, vol. 9,
220 no. 3, pp. 191–195, Sep. 2001.
- 221 [4] R. Dawson, M. G. Kane, Z. Shen, D. A. Furst, S. Connor, J. Hsu,
222 R. G. Stewart, A. Ipri, C. N. King, P. J. Green, R. T. Flegal, S. Pearson,
223 W. A. Barrow, E. Dickey, K. Ping, S. Robinson, C. W. Tang, S. Van Slyke,
224 F. Chen, J. Shi, J. C. Sturm, and M. H. Lu, "Active matrix organ-
225 ic light emitting diode pixel design using polysilicon thin film transis-
226 tors," in *Proc. Annu. Meeting Laser Electro-Opt. Soc.*, Dec. 1998, vol. 1,
227 pp. 128–129.
- 228 [5] J. Lih, C. Sung, C. Li, T. Hsiao, and H. Lee, "Comparison of a-Si
229 and poly-Si for AMOLED displays," *J. Soc. Inf. Disp.*, vol. 12, no. 4,
230 pp. 367–371, Dec. 2004.
- 231 [6] T. Tsujimura, Y. Kobayashi, K. Murayama, A. Tanaka, M. Morooka,
232 E. Fukumoto, H. Fujimoto, J. Sekine, K. Kanoh, K. Takeda, K. Miwa,
233 M. Asano, N. Ikeda, S. Kohara, S. Ono, C. Chung, R. Chen, J. Chung,
234 C.-W. Huang, H. Guo, C. Yang, C. Hsu, H. Huang, W. Riess, H. Riel,
235 S. Karg, T. Beierlein, D. Gundlach, S. Alvarado, C. Rost, P. Muller,
236 F. Libsch, M. Mastro, R. Polastre, A. Lien, J. Stanford, and R. Kaufman,
237 "A 20-inch OLED displays driven by super-amorphous silicon technol-
238 ogy," in *Proc. SID Tech. Dig.*, 2003, vol. 34, pp. 6–9.
- 239 [7] J.-J. Lih, C.-F. Sung, M. S. Weaver, M. Hack, and J. J. Brown,
240 "A phosphorescent active-matrix OLED display driven by amorphous
241 silicon backplane," *J. Soc. Inf. Disp.*, vol. 34, no. 1, pp. 14–17,
242 May 2003.
- 243 [8] C. C. Wu, S. D. Theiss, G. Gu, M. H. Lu, J. C. Sturm, S. Wagner, and
244 S. R. Forrest, "Integration of organic LEDs and amorphous Si TFTs onto
flexible and lightweight metal foil substrates," *IEEE Electron Device Lett.*, 245
vol. 18, no. 12, pp. 609–612, Dec. 1997. 246
- [9] M. J. Powell, C. Berkel, A. R. Franklin, S. C. Deane, and W. I. Milne, 247
"Defect pool in amorphous-silicon thin-film transistors," *Phys. Rev. B*, 248
Condens. Matter, vol. 45, no. 8, pp. 4160–4170, Feb. 1992. 249
- [10] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, J. C. Sturm, 250
M. Stevenson, G. Yu, and M. O'Regan, "Active-matrix amorphous-silicon 251
TFTs arrays at 180 °C on clear plastic and glass substrates for organic 252
light-emitting displays," *IEEE Trans. Electron Devices*, vol. 53, no. 8, 253
pp. 1789–1796, Aug. 2006. 254
- [11] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and 255
J. C. Sturm, "Increased reliability of a-Si TFT's deposited on clear plastic 256
substrates at high temperatures," in *Proc. Device Res. Conf. Dig.*, Jun. 257
2005, vol. 1, pp. 141–142. 258
- [12] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and 259
J. C. Sturm, "Stability of amorphous-silicon TFTs deposited on clear 260
plastic substrates at 250 °C to 280 °C," *IEEE Electron Device Lett.*, 261
vol. 27, no. 2, pp. 111–113, Feb. 2006. 262
- [13] A. Kattamis, K. Cherenack, B. Hekmatshoar, I.-C. Cheng, H. Gleskova, 263
J. C. Sturm, and S. Wagner, "Effect of SiN_x gate dielectric deposition 264
power and temperature on a-Si:H TFT stability," *IEEE Electron Device 265
Lett.*, vol. 28, no. 7, pp. 606–608, Jul. 2007. 266
- [14] K. R. Sarma, C. Chanley, S. Dodd, J. Roush, J. Schmidt, G. Srdanov, 267
M. Stevenson, R. Wessel, J. Innocenzo, G. Yu, M. O'Regan, 268
W. A. MacDonald, R. Eveson, K. Long, H. Gleskova, S. Wagner, and 269
J. C. Sturm, "Active matrix OLED using 150 °C a-Si TFT backplane 270
built on flexible plastic substrate," in *Proc. SPIE—Int. Soc. Opt. Eng.*, 271
Apr. 2003, vol. 5080, pp. 180–191. 272
- [15] J. H. Ahn, E. Y. Lee, S. H. Won, S. H. Han, S. M. Cho, J. H. Kim, 273
T. J. Park, S. K. Kwon, Y. K. Lee, K. M. Kim, and J. Jang, "2 inch 274
AMOLED with a-Si:H TFT using PVP gate insulator on plastic sub- 275
strate," in *Proc. SID Tech. Dig.*, May 2005, vol. 36, pp. 1542–1545. 276
no. 1. 277
- [16] I.-C. Cheng, A. Kattamis, K. Long, J. C. Sturm, and S. Wagner, "Stress 278
control for overlay registration in a-Si:H TFTs on flexible organic- 279
polymer-foil substrates," *J. Soc. Inf. Disp.*, vol. 13, no. 7, pp. 563–568, 280
Jul. 2005. 281
- [17] K. Long, I.-C. Cheng, A. Kattamis, H. Gleskova, S. Wagner, and 282
J. C. Sturm, "Amorphous-silicon thin-film transistors made at 280 °C on 283
clear-plastic substrates by interfacial stress engineering," *J. Soc. Inf. Disp.*, 284
vol. 15, no. 3, pp. 167–176, Mar. 2007. 285
- [18] M. S. Weaver, R. C. Kwong, V. A. Adamovich, M. Hack, and J. J. Brown, 286
"Recent advances in phosphorescent OLEDs for small- and large-area- 287
display sizes," *J. Soc. Inf. Disp.*, vol. 14, no. 5, pp. 449–452, May 2006. 288

Reliability of Active-Matrix Organic Light-Emitting-Diode Arrays With Amorphous Silicon Thin-Film Transistor Backplanes on Clear Plastic

Bahman Hekmatshoar, *Student Member, IEEE*, Alex Z. Kattamis, Kunigunde H. Cherenack, Ke Long, Jian-Zhang Chen, Sigurd Wagner, *Fellow, IEEE*, James C. Sturm, *Fellow, IEEE*, Kamala Rajan, and Michael Hack

Abstract—We have fabricated active-matrix organic light emitting diode (AMOLED) test arrays on an optically clear high-temperature flexible plastic substrate at process temperatures as high as 285 °C using amorphous silicon thin-film transistors (a-Si TFTs). The substrate transparency allows for the operation of AMOLED pixels as bottom-emission devices, and the improved stability of the a-Si TFTs processed at higher temperatures significantly improves the reliability of light emission over time.

Index Terms—Active matrix, active-matrix organic light-emitting-diode (AMOLED) display, amorphous silicon, clear plastic, stability, thin-film transistor.

I. INTRODUCTION

ACTIVE-MATRIX organic light-emitting-diode (AMOLED) displays have all the necessary features to become the dominant technology for the next generation of flat-panel and flexible displays. Compared to liquid crystals displays (LCDs), OLEDs offer superior properties such as high-speed response, wide viewing angle, simple structure and low fabrication cost. In addition, OLEDs are emissive devices and do not need backlight illumination and color filters, resulting in low power consumption [1], [2]. Integrating OLEDs with TFTs in the form of active matrices is required for achieving very low power consumptions in mid-sized and large-sized displays [3], [4]. Since the introduction of AMOLED displays, low-temperature poly-Si has been the material of choice for making the TFT backplanes due to the relatively high mobility and stability of poly-Si TFTs [4], [5]. However, with the improvement of OLED efficiency and especially the introduction of phosphorescent OLEDs with efficiencies superior to conventional fluorescent OLEDs, which allow the use of a-Si TFTs instead

of poly-Si devices [3], a-Si TFTs have become very appealing for AMOLED applications [6], [7]. The reason is that a-Si technology is a mature low-cost technology widespread in production and is very suitable for large-area deposition especially on flexible plastic substrates [8]. Flexibility is a requirement for economical mass production by roll-to-roll processing.

A critical technical issue associated with employing a-Si TFT backplanes on clear plastic substrates for AMOLED displays is the stability of a-Si TFTs. The threshold voltage of a-Si TFTs increases with time due to charge trapping in the gate nitride and defect creation in the a-Si [9]. This problem becomes serious when the TFTs are made at the low process temperatures compatible with existing clear plastic substrates ($\ll 300$ °C) [10]–[12]. Unlike AMLCDs, AMOLED pixels operate in dc and the OLED current depends directly and continuously on the TFT threshold voltage. Therefore, as the threshold voltage increases, the OLED current supplied by the TFT and thus the pixel brightness drops. The threshold voltage shift is reduced as a result of improvement in the quality of the gate nitride and a-Si material at higher process temperatures [10]–[13].

In this letter, we report the successful fabrication of AMOLED test arrays on a clear plastic substrate at temperatures as high as 285 °C, which is a significant improvement compared to the previously reported AMOLED devices on clear plastic substrates fabricated at 150 °C [14], [15]. Such a high temperature process has been made possible by a novel clear plastic substrate that exhibits all of the four critical properties of: 1) high glass transition temperature (> 300 °C); 2) low coefficient of thermal expansion (CTE) (< 10 ppm/°C); 3) optical transparency; and 4) process compatibility (vacuum and chemicals), as well as proper stress engineering of the layers as established earlier by our group [16], [17].

II. FABRICATION PROCESS

The circuit schematic of the fabricated two-TFT AMOLED pixels is shown in Fig. 1. The pixel is composed of a switching TFT, a driving TFT, a storage capacitor, and an OLED, as well as a data line, a select line, a power line and a common ground line (OLED cathode). The cross section of the AMOLED pixel structure is shown in Fig. 2. The fabrication process starts by coating both sides of the clear plastic substrate

Manuscript received July 12, 2007; revised October 8, 2007. This work was supported by the U.S. Display Consortium. The review of this letter was arranged by Editor P. Yu.

B. Hekmatshoar, A. Z. Kattamis, K. H. Cherenack, K. Long, J.-Z. Chen, S. Wagner, and J. C. Sturm are with the Department of Electrical Engineering and the Princeton Institute for the Science and Technology of Materials (PRISM), Princeton University, Princeton, NJ 08544 USA (e-mail: hekmat@princeton.edu).

K. Rajan and M. Hack are with Universal Display Corporation, Ewing, NJ 08618 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.910800




Fig. 1. Circuit schematic of a two-TFT AMOLED pixel.




Fig. 2. Schematic cross section of a two-TFT AMOLED pixel fabricated in this letter.

77 with 200-nm-thick silicon nitride (SiN_x) buffer layers grown
 78 by plasma-enhanced chemical vapor deposition (PECVD) for
 79 protection against chemicals during the fabrication process. The
 80 bottom metal (Cr/Al based) is then evaporated thermally and
 81 patterned by wet-etching. Next, a 300/200/30-nm TFT stack
 82 of SiN_x /a-Si(undoped)/ n^+ a-Si (gate dielectric/channel/drain
 83 and source contacts) is deposited in a multichamber PECVD
 84 machine without exposure to air. For comparison, we fabricated
 85 AMOLED arrays at three different gate nitride deposition tem-
 86 peratures of 285 °C, 250 °C, and 200 °C. The gate nitride depo-
 87 sition temperature is the highest temperature used in processing
 88 and hereafter we will refer to it as the process temperature. The
 89 a-Si deposition has been optimized for best quality at 250 °C
 90 for the 250 °C and 285 °C processes, and at 200 °C for the
 91 200 °C process [10]–[12]. Dry etching is used next to pattern
 92 the a-Si islands and open contact vias to the bottom metal.
 93 The top metal (Cr/Al based) is then thermally evaporated and
 94 patterned by wet etching. The n^+ a-Si is then cut at the backside
 95 of the a-Si channel by dry etching, and the samples are annealed
 96 at 180 °C for 1 h to repair the dry etching damage to the channel.
 97 The backplane is then passivated by a 250-nm-thick layer of
 98 SiN_x grown by PECVD at 125 °C, and dry-etching is used to
 99 open contact holes for ITO (OLED anode). Next, a 200-nm-
 100 thick ITO layer is deposited at room temperature by dc-
 101 sputtering from an In_2O_3 / SnO_2 target (with 90/10 weight ratio)
 102 in Ar/O_2 ambient and patterned by wet etching. A passivation
 103 layer is then deposited and patterned to cover the edges of ITO
 104 to avoid shorts between the ITO and the cathode in the OLED
 105 (evaporated subsequently). Dry etching is used next to open
 106 vias to the external pads in the passivation (not shown in the
 107 cross section). Finally, the AMOLED structure is completed
 108 by evaporation of a green phosphorescent OLED (PHOLED)
 109 through a pair of shadow masks for organic layers and cathode.




Fig. 3. DC output characteristics of the driver TFTs fabricated on clear plastic at 200 °C and 285 °C process temperatures.

Controlling the mechanical stress in the deposited layers is
 110 crucial to obtain a flat surface with crack-free layers, especially
 111 at high process temperatures (250 °C and 285 °C) where
 112 the dimensional change in the substrate becomes significant
 113 (even with the low CTE of the clear plastic substrates). The
 114 mechanical stress in the PECVD-grown layers can be adjusted
 115 by the plasma power density [16], [17]. The buffer nitride
 116 layers on both sides of the clear plastic are grown at a plasma
 117 power density of 200 mW/cm^2 resulting in compressive films
 118 balancing out the stress levels in each other and laying out
 119 the passivated substrate flat. Both bottom and top metal layers
 120 are tri-layers of Cr–Al–Cr with thin and thus low-tensile-stress
 121 Cr layers (15 nm) for adhesion and low-stress Al layers for
 122 sufficient conduction. The gate SiN_x and a-Si are deposited at
 123 plasma power densities of 22 and 17 mW/cm^2 , respectively,
 124 resulting in compressive films. The n^+ a-Si layer grown at
 125 17 mW/cm^2 is tensile, similar to the top and bottom Cr layers,
 126 and balances out the stress from the compressive layers. The
 127 SiN_x passivation layer on the device side and the sputtered
 128 ITO are nearly stress free. The overall result is a crack-free
 129 backplane with a flat surface, ready for OLED evaporation. 130

III. RESULTS AND DISCUSSION

131

The dc output characteristics of typical driving TFTs
 132 ($W/L = 150/5 \mu\text{m}$) fabricated on clear plastic at 200 °C
 133 and 285 °C are shown in Fig. 3. It is observed that the
 134 ON-state driving current is not essentially affected by chang-
 135 ing the process temperature. Both TFTs show an apparent
 136 (i.e., not corrected for contact resistance) effective mobility of
 137 $0.63 \text{ cm}^2/(\text{V} \cdot \text{s})$ and an apparent threshold voltage of 2.1 V in
 138 the saturation regime. However, the lower gate leakage current
 139 for the 285 °C process shows improvement in the quality of
 140 gate nitride at higher process temperatures. The dc output char-
 141 acteristics of a fabricated AMOLED pixel are shown in Fig. 4.
 142 A luminance intensity of 1000 Cd/m^2 is obtained at a data
 143 voltage of 16.8 V and corresponds to an OLED efficiency of
 144 57 Cd/A . The inset is an optical image of an 8×8 AMOLED
 145 test array made on clear plastic at 250 °C, showing a high
 146 process yield of about 96%. 147






Fig. 4. DC output characteristics of an AMOLED pixel fabricated on clear plastic. The inset shows an image of an 8×8 AMOLED test array fabricated on clear plastic at 250°C . The pattern of emission is defined by the ITO area.

148 The process temperature drastically affects the stability of
 149 AMOLED pixels. We stressed each pixel at two different pixel
 150 currents corresponding to pixel luminance intensities of 1000
 151 and 100 Cd/m^2 (points A and B marked on the luminance
 152 curve in Fig. 4). For each stress point, the bias voltages on
 153 the select line (20 V) and data line (with values corresponding
 154 to the initial pixel luminance at points A and B) were kept
 155 constant and the pixel luminance was measured versus time.
 156 Fig. 5(a) shows the luminance drop under the mentioned stress
 157 conditions for pixels processed at three process temperatures,
 158 200°C , 250°C , and 285°C . The luminance intensities are
 159 normalized to their initial values (100 Cd/m^2 for stress point
 160 B and 1000 Cd/m^2 for stress point A). In all curves, the pixel
 161 luminance drops over time. It is observed that for each process
 162 temperature, the luminance degradation is faster at stress point
 163 A than at stress point B, and more importantly degradation
 164 proceeds significantly faster at lower TFT process tempera-
 165 tures. Since the temperature is the only process variable, faster
 166 luminance degradation at lower TFT process temperatures may
 167 be attributed to a faster threshold voltage increase in the driver
 168 TFT, which reduces the pixel current accordingly. Note that on
 169 this time scale, the effect of OLED luminance degradation is
 170 negligible due to the very long lifetime of the green phospho-
 171 rescent OLED (PHOLED) [18]. The faster drop at stress point
 172 A compared to stress point B may be explained by the increased
 173 charge trapping in the gate nitride and defect creation in a-Si at
 174 higher gate voltages, resulting in a larger threshold voltage shift
 175 in the driving TFT. As shown in Fig. 5(a), the improvement in
 176 the pixel reliability at higher process temperatures is significant.
 177 After 4 h of continuous stress, the pixel brightness drops to
 178 about 40% of its initial value for the 200°C process, while for
 179 the 285°C process the brightness drops to only about 95%.
 180 This result demonstrates the impact of increasing the process
 181 temperature on improving the reliability of AMOLED pixels.
 182 Such high process temperatures are not conventionally possible
 183 because of the thermal constraints of clear plastic substrates,
 184 which limit the TFT process to low temperatures. Therefore,
 185 new clear plastic substrates with thermal properties that allow
 186 processing at such high temperatures are essential to flexible
 187 bottom-emitting AMOLED displays based on a-Si.



(a)



(b)

Fig. 5. (a) Luminance as a function of dc stress time for the AMOLED pixels fabricated at three process temperatures on clear plastic. The stress points A and B correspond to the points marked on the luminance curve in Fig. 4 and (b) threshold voltage shift of the driver TFT as a function of dc stress time extracted from the luminance data of part (a) assuming negligible OLED luminance degradation (empty symbols) and measured threshold voltage shift of individual test driver TFTs under the same dc bias stress (full symbols).

To confirm that the luminance degradation of the fabricated
 188 AMOLED pixels is mainly due to the a-Si TFT threshold
 189 voltage shift, we compare the threshold voltage shift of the
 190 driver TFTs calculated from the AMOLED luminance data in
 191 Fig. 5(a) assuming no OLED degradation, with the directly
 192 measured threshold voltage shift of individual test driver TFTs
 193 under the same dc bias stress, in Fig. 5(b). The small differences
 194 between these data verify that the pixel luminance degrada-
 195 tion is mainly a result of the threshold voltage shift of the
 196 driver TFTs.
 197

IV. SUMMARY AND CONCLUSION

198

We have successfully fabricated AMOLED test arrays on
 199 clear plastic substrates at temperatures as high as 285°C , and
 200 demonstrated the impact of high a-Si TFT process temperatures
 201 on the reliability of AMOLED pixels. Our results suggest that
 202 high temperature processing is crucial for AMOLED displays
 203 with a-Si TFT backplanes.
 204

205 ACKNOWLEDGMENT

206 The authors would like to thank R. Wessel, Sr. Research
207 Engineer, and Dr. C. Simone of the DuPont Company for
208 providing the clear plastic substrates.

209 REFERENCES

- 210 [1] S. Forrest, P. Burrows, and M. Thompson, "The dawn of organic
211 electronics," *IEEE Spectr.*, vol. 37, no. 8, pp. 29–34, Aug. 2000.
- 212 [2] R. Dawson, Z. Shen, D. A. Furest, S. Connor, J. Hsu, M. G. Kane,
213 R. G. Stewart, A. Ipri, C. N. King, P. J. Green, R. T. Flegal, S. Pearson,
214 W. A. Tang, S. Van Slyke, F. Chen, J. Shi, M. H. Lu, and J. C. Sturm,
215 "The impact of the transient response of organic light emitting diodes
216 on the design of active matrix OLED displays," in *IEDM Tech. Dig.*,
217 Dec. 1998, pp. 875–878.
- 218 [3] M. Hack, J. J. Brown, J. K. Mahon, R. C. Kwong, and R. Hewitt, "Perfor-
219 mance of high-efficiency AMOLED displays," *J. Soc. Inf. Disp.*, vol. 9,
220 no. 3, pp. 191–195, Sep. 2001.
- 221 [4] R. Dawson, M. G. Kane, Z. Shen, D. A. Furst, S. Connor, J. Hsu,
222 R. G. Stewart, A. Ipri, C. N. King, P. J. Green, R. T. Flegal, S. Pearson,
223 W. A. Barrow, E. Dickey, K. Ping, S. Robinson, C. W. Tang, S. Van Slyke,
224 F. Chen, J. Shi, J. C. Sturm, and M. H. Lu, "Active matrix organ-
225 ic light emitting diode pixel design using polysilicon thin film transis-
226 tors," in *Proc. Annu. Meeting Laser Electro-Opt. Soc.*, Dec. 1998, vol. 1,
227 pp. 128–129.
- 228 [5] J. Lih, C. Sung, C. Li, T. Hsiao, and H. Lee, "Comparison of a-Si
229 and poly-Si for AMOLED displays," *J. Soc. Inf. Disp.*, vol. 12, no. 4,
230 pp. 367–371, Dec. 2004.
- 231 [6] T. Tsujimura, Y. Kobayashi, K. Murayama, A. Tanaka, M. Morooka,
232 E. Fukumoto, H. Fujimoto, J. Sekine, K. Kanoh, K. Takeda, K. Miwa,
233 M. Asano, N. Ikeda, S. Kohara, S. Ono, C. Chung, R. Chen, J. Chung,
234 C.-W. Huang, H. Guo, C. Yang, C. Hsu, H. Huang, W. Riess, H. Riel,
235 S. Karg, T. Beierlein, D. Gundlach, S. Alvarado, C. Rost, P. Muller,
236 F. Libsch, M. Mastro, R. Polastre, A. Lien, J. Stanford, and R. Kaufman,
237 "A 20-inch OLED displays driven by super-amorphous silicon technol-
238 ogy," in *Proc. SID Tech. Dig.*, 2003, vol. 34, pp. 6–9.
- 239 [7] J.-J. Lih, C.-F. Sung, M. S. Weaver, M. Hack, and J. J. Brown,
240 "A phosphorescent active-matrix OLED display driven by amorphous
241 silicon backplane," *J. Soc. Inf. Disp.*, vol. 34, no. 1, pp. 14–17,
242 May 2003.
- 243 [8] C. C. Wu, S. D. Theiss, G. Gu, M. H. Lu, J. C. Sturm, S. Wagner, and
244 S. R. Forrest, "Integration of organic LEDs and amorphous Si TFTs onto
flexible and lightweight metal foil substrates," *IEEE Electron Device Lett.*, 245
vol. 18, no. 12, pp. 609–612, Dec. 1997. 246
- [9] M. J. Powell, C. Berkel, A. R. Franklin, S. C. Deane, and W. I. Milne, 247
"Defect pool in amorphous-silicon thin-film transistors," *Phys. Rev. B*, 248
Condens. Matter, vol. 45, no. 8, pp. 4160–4170, Feb. 1992. 249
- [10] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, J. C. Sturm, 250
M. Stevenson, G. Yu, and M. O'Regan, "Active-matrix amorphous-silicon 251
TFTs arrays at 180 °C on clear plastic and glass substrates for organic 252
light-emitting displays," *IEEE Trans. Electron Devices*, vol. 53, no. 8, 253
pp. 1789–1796, Aug. 2006. 254
- [11] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and 255
J. C. Sturm, "Increased reliability of a-Si TFT's deposited on clear plastic 256
substrates at high temperatures," in *Proc. Device Res. Conf. Dig.*, Jun. 257
2005, vol. 1, pp. 141–142. 258
- [12] K. Long, A. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and 259
J. C. Sturm, "Stability of amorphous-silicon TFTs deposited on clear 260
plastic substrates at 250 °C to 280 °C," *IEEE Electron Device Lett.*, 261
vol. 27, no. 2, pp. 111–113, Feb. 2006. 262
- [13] A. Kattamis, K. Cherenack, B. Hekmatshoar, I.-C. Cheng, H. Gleskova, 263
J. C. Sturm, and S. Wagner, "Effect of SiN_x gate dielectric deposition 264
power and temperature on a-Si:H TFT stability," *IEEE Electron Device 265
Lett.*, vol. 28, no. 7, pp. 606–608, Jul. 2007. 266
- [14] K. R. Sarma, C. Chanley, S. Dodd, J. Roush, J. Schmidt, G. Srdanov, 267
M. Stevenson, R. Wessel, J. Innocenzo, G. Yu, M. O'Regan, 268
W. A. MacDonald, R. Eveson, K. Long, H. Gleskova, S. Wagner, and 269
J. C. Sturm, "Active matrix OLED using 150 °C a-Si TFT backplane 270
built on flexible plastic substrate," in *Proc. SPIE—Int. Soc. Opt. Eng.*, 271
Apr. 2003, vol. 5080, pp. 180–191. 272
- [15] J. H. Ahn, E. Y. Lee, S. H. Won, S. H. Han, S. M. Cho, J. H. Kim, 273
T. J. Park, S. K. Kwon, Y. K. Lee, K. M. Kim, and J. Jang, "2 inch 274
AMOLED with a-Si:H TFT using PVP gate insulator on plastic sub- 275
strate," in *Proc. SID Tech. Dig.*, May 2005, vol. 36, pp. 1542–1545. 276
no. 1. 277
- [16] I.-C. Cheng, A. Kattamis, K. Long, J. C. Sturm, and S. Wagner, "Stress 278
control for overlay registration in a-Si:H TFTs on flexible organic- 279
polymer-foil substrates," *J. Soc. Inf. Disp.*, vol. 13, no. 7, pp. 563–568, 280
Jul. 2005. 281
- [17] K. Long, I.-C. Cheng, A. Kattamis, H. Gleskova, S. Wagner, and 282
J. C. Sturm, "Amorphous-silicon thin-film transistors made at 280 °C on 283
clear-plastic substrates by interfacial stress engineering," *J. Soc. Inf. Disp.*, 284
vol. 15, no. 3, pp. 167–176, Mar. 2007. 285
- [18] M. S. Weaver, R. C. Kwong, V. A. Adamovich, M. Hack, and J. J. Brown, 286
"Recent advances in phosphorescent OLEDs for small- and large-area- 287
display sizes," *J. Soc. Inf. Disp.*, vol. 14, no. 5, pp. 449–452, May 2006. 288