Duron

related topics
{system, computer, user}
{rate, high, increase}
{company, market, business}
{math, number, function}
{son, year, death}
{group, member, jewish}
{water, park, boat}
{day, year, event}

The AMD Duron was an x86-compatible microprocessor manufactured by AMD. It was released on June 19, 2000 as a low-cost alternative to AMD's own Athlon processor and the Pentium III and Celeron processor lines from rival Intel. The Duron was discontinued in 2004 and succeeded by the Sempron.

Contents

Development

The Duron was pin-compatible with the Athlon and carried all of the computational resources from it, operating on the same motherboards in most cases. The original Duron was limited to operating on a 100 MHz front-side bus speed (FSB 200), while the Athlon at the time could run on a bus clock of 133 MHz (FSB 266). Later Durons supported a 133 MHz bus (FSB 266) while Athlon XP ran at 166/200 MHz FSB (FSB 333/400). The original Duron, using the "Spitfire" core, was manufactured in 2000 and 2001 at speeds ranging from 600 to 950 MHz. It was based on the 180 nm "Thunderbird" Athlon core. The second-generation Duron, the "Morgan" core, was sold in speed grades between 900 and 1300 MHz, and was based on the 180 nm "Palomino" Athlon XP core. As a result, it featured a few important enhancements namely full Intel SSE support, enlarged TLBs, hardware data prefetch, and an integrated thermal diode. Like the "Palomino" core, "Morgan" was also expected to reduce the core heat dissipation, however in "Morgan"'s case this did not happen due to its increased core voltage. The final generation Duron was called "Applebred", sometimes called "Appalbred", and was based on the "Appaloosa" Duron along with the 130 nm "Thoroughbred" Athlon XP. "Appaloosa" was never officially announced but it did see very limited circulation.

Duron's biggest difference from Athlon was its reduction in cache size to 64 KB, in contrast to the 256 KB or even 512 KB of Athlon. This was a relatively tiny amount of L2 cache, even smaller than the 128 KB L2 on Intel's Celeron. However, the K7-architecture enjoyed one of the largest L1 caches, at 128 KB (split 64+64 KB). And, with the arrival of the socketed Athlon/Duron chips, AMD switched to an exclusive cache design which did not mirror data between the L1 and L2 like the inclusive cache used on the Slot A K7, a critical feature in a low-cache situation. An exclusive design greatly favors L1 cache as the primary caching resource, while the slower L2 cache stores victim or copy-back cache blocks to be written back to main memory (LRU). The L2 cache essentially acts as an overflow from the L1 cache. Because of the lack of duplication between caches, Duron can be said to have 192 KB cache onboard, whereas an inclusive chip such as Athlon Slot-A, with 512 KB L2, would only have, in practice, 512 KB total (640K-128K). Celeron was in the same boat with its inclusive cache for a total of 128 KB (160K-32K).

Full article ▸

related documents
Real-time operating system
Internetworking
Composite video
Capacitive coupling
Apple IIe Card
Chrominance
Very-large-scale integration
Motorola 68020
Picture archiving and communication system
RAM disk
Digital image processing
Frequency-shift keying
Chaffing and winnowing
Break key
Sideband
S-100 bus
Open Systems Interconnection
Audio signal processing
Noise
Direct-sequence spread spectrum
Cambridge Z88
Intel 80286
IRIX
Channel access method
Telephony Application Programming Interface
Tagged Image File Format
ACCESS.bus
Mbox
Heterodyning
Web browser