

rectional coupler, we have been working for a few years on a dual electron waveguide device. In this device, two closely spaced 1D channels are electrostatically formed by negatively biasing three gates patterned in a split-gate fashion on top of an AlGaAs/GaAs modulation-doped heterostructure. In a split-gate scheme, the 2D electron gas (2DEG) is depleted underneath the gates leaving a narrow conducting channel in between. In our approach, the two side-gates are used to define the outer boundaries of the two waveguides and the middle-gate is used to establish the thin common barrier separating the waveguides. Independent access to the three gates allows control over the width and carrier concentration of the individual waveguides (which determines the number of occupied modes in each waveguide) as well as the proximity and interaction of the waveguides with each other.

We have fabricated a variety of dual electron waveguide devices with different lengths L and widths W on an AlGaAs/GaAs heterostructure ($N_s = 4 \times 10^{11} \text{ cm}^{-2}$ and $\mu = 1.2 \times 10^6 \text{ cm}^2/\text{V}\cdot\text{sec}$ at 4 K). The key feature in these devices is the 30 nm wide middle gate fabricated using a single-pass e-beam lithography technique. Such a thin gate is required to achieve significant tunneling. The middle gate is widened outside of the coupled region to prevent interaction outside the waveguiding region. Device processing consists of mesa isolation, ohmic contact formation to allow individual access to the input and output of each waveguide, and a combination of UV and e-beam lithography for gate formation.

In our measurements, a middle-gate voltage V_{GM} is set to establish a thin tunneling barrier between the two waveguides. A drain-source voltage is fixed between the input of one waveguide and the output of the other waveguide. We modulate the width of only one of the waveguides using the appropriate side-gate voltage V_{GT} (V_{GB}) while the other waveguide is set at a certain width by the other side-gate voltage V_{GB} (V_{GT}). The tunneling current between the two halves of the device is measured. We report on the tunneling characteristics of an $L = 1.0 \mu\text{m}$, $W = 0.4 \mu\text{m}$ dual electron waveguide device at $T = 1.6 \text{ K}$.

There are three distinct regimes in the tunneling current dependence with V_{GT} and V_{GB} . A 1D to 2D regime exists when only one waveguide is implemented while the other waveguide is not yet formed (there is a 2D gas). In this regime, tunneling oscillation ridges characteristic of the subband structure in the waveguide are observed [4]. In a similar manner, a 2D to 1D regime, in which a waveguide is formed on the other half of the device, shows tunneling oscillation ridges characteristic of the subband structure in that waveguide. A 1D to 1D regime is established when two electron waveguides are implemented. The tunneling current should now be sensitive to the alignment of the subbands in the two electron waveguides. In this regime, we observe bumps in the tunneling current as a function of both side-gate voltages as the individual subbands line up between the two waveguides. This is unmistakable proof that 1D to 1D tunneling is taking place.

In summary, we have observed tunneling between two 1D electron waveguides. These results constitute the first observation of 1D to 1D tunneling in any electronic system.

*M. R. Melloch is with Purdue University.

**M. J. Rooks is with NNF, Cornell University.

- [1] del Alamo and Eugster, *Appl. Phys. Lett.*, vol. 56, p. 78, 1990.
- [2] van Wees *et al.*, *Phys. Rev. Lett.*, vol. 60, p. 848, 1988.
- [3] Wharam *et al.*, *J. Phys. C*, vol. 21, p. L209, 1988.
- [4] Eugster and del Alamo, *Phys. Rev. Lett.*, vol. 67, p. 3586, 1991.

VB-6 A New Quantum Dot Transistor—Y. Wang and S. Y. Chou, Department of Electrical Engineering, University of Minnesota, Minneapolis, MN 55455 (612) 625-1316.

We propose and demonstrate a new quantum dot transistor (QDT) which consists of a nanoscale dot-gate inside the gap of a split-gate. Current switching due to Coulomb blockade of a single electron has been observed at much higher temperatures and larger biases than that in any other types of single electron transistors (SET's) [1], [2]. Furthermore, since the critical size of the QDT is about an order of magnitude smaller than that of other SETs, quantum size effects become important and interplay with classical coulomb effects to further increase the energy level spacing in the quantum dot.

The dot-gate consists of a 80 nm diameter metal dot in the middle of a 30 nm wide metal wire; when positively biased, the gate creates a quantum box connected by two one-dimensional wires beneath the gate. The negatively biased split-gate is used to change the Fermi level and therefore the electron concentration in the quantum box. The gates are fabricated on top of a δ -doped AlGaAs/GaAs heterostructure using electron-beam lithography followed by a lift-off of Ti/Au.

As the dot-gate voltage was scanned from 0 to 160 mV with the split-gate voltage fixed at -0.5 V , four distinct oscillation peaks appeared in drain current at $T = 0.5 \text{ K}$. The average oscillation period is 17.2 mV, and the maximum ratio of "on" and "off" currents exceeds three orders of magnitude. The oscillation peaks were still quite distinct as temperature increased to 4.2 K. The effects of drain bias on the oscillations were studied. It was found that at about 5 mV the oscillation peaks smeared out into steps. The temperature and bias effects indicate that the separation between the neighboring energy levels is higher than 5 meV, which is consistent with the estimation from device size.

The work is supported in part by ONR, ARO, and Packard Foundation through a Packard Fellowship.

- [1] U. Meirav, M. A. Kastner, and S. J. Wind, *Phys. Rev. Lett.*, vol. 65, p. 771, 1990.
- [2] L. P. Kouwenhoven, N. C. van der Vaart, A. T. Johnson, W. Kool, C. J. P. M. Harmans, J. G. Williamson, A. A. M. Staring, C. T. Foxen, *Z. Phys. B*, vol. 85, p. 367, 1991.