org $f000

init	sei

	cld

	ldx #$ff

	txs

	lda #$ff

	sta $a002

	lda #$00

	sta $a003

loop 	lda $a001

	eor #$ff

	sta $a000

	jmp loop



	org $fffc

	dw init

	end