
R6500/1 CONTROL REGISTER

The Control Register controls four Counter operating modes and three maskable interrupts. It also reports the status of three interrupt conditions.



R6500/1 COUNTER MODES INTERVAL TIMER (MODE 0)

In this mode the Counter is free-running, and decrements at the Ø2 clock rate.

The CNTR line is held in the high state.

PULSE GENERATOR (MODE 1)

In this mode the Counter is free-running, and decrements at the Ø2 clock rate.

The CNTR line toggles from one state to the other when Counter overflow occurs.

EVENT COUNTER (MODE 2)

In this mode the CNTR line is used as an event input line. The Counter decrements each time a rising edge is detected on CNTR.

PULSE WIDTH MEASUREMENT (MODE 3)

This mode allows accurate measurement of the duration of a low state on the CNTR line. The Counter decrements at the Ø2 clock rate as long as the CNTR

is held in the low state, and stops when CNTR switches to the high state.

Note: In all modes Counter overflow sets the Control Register CTRO status bit and causes the Counter to be preset to the Latch value.

PROCESSOR PROGRAMMING MODEL

	7 . A		ACCUMULATOR		
	7 Y	0	INDEX REGISTER	Υ Υ	
	7 X		INDEX REGISTER	x x	
PCH	7 PCL	0	PROGRAM COUN	TER "PC"	
Ě	7 1 S		STACK POINTER	··s··	
	7 N V B D	0 1 Z C	PROCESSOR STA	TUS REG. "P"	
				1 = TRUE 1 = RESULTZERO	
			IRQ DISABLE DECIMAL MODE	1 = DISABLE 1 = TRUE	
			BRK COMMAND OVERFLOW	1 = BRK 1 = TRUE	
			NEGATIVE	1 = NEG.	

LDX

LDY

LSR

PHP

PLA

PLP

ROL

ROR

RTI

RTS

SBC

SEC

SED

SEL

STA

STX

STY

TAX

MACHINE INSTRUCTIONS ADC Add Memory to Accumulator

Shift Left One Bit (Memory or

AND Memory with

with Carry

Accumulator

Accumulator)

BNE

BCC Branch on Carny Clear

500	Branch on Carry Olcar
BCS	Branch on Carry Set
BEQ	Branch on Result Zero
BIT	Test Bits in Memory with
	Accumulator
BMI	Branch on Result Minus

Branch on Result Not Zero BPL Branch on Result Plus BRK Force Break BVC Branch on Overflow Clear BVS Branch on Overflow Set

CLC Clear Carry Flag CLD Clear Decimal Mode CLI Clear Interrupt Disable Bit CLV Clear Overflow Flag

CMP Compare Memory and Accumulator CPX Compare Memory and Index X CPY Compare Memory and Index Y

DEC Decrement Memory by One DEX Decrement Index X by One Decrement Index Y by One

Load Index Y with Memory Shift Right One Bit (Memory or Accumulator)

NOP No Operation ORA OR Memory with Accumulator

Load Index X with Memory

PHA Push Accumulator on Stack Push Processor Status on Stack

> Pull Accumulator from Stack Pull Processor Status from Stack Rotate One Bit Left (Memory or Accumulator)

Rotate One Bit Right (Memory or Accumulator) Return from Interrupt Return from Subroutine

Subtract Memory from Accumulator with Borrow Set Carry Flag Set Decimal Mode Set Interrupt Disable Status

Store Accumulator in Memory

Store Index X in Memory Store Index Y in Memory Transfer Accumulator to

EOR INC INX INY JMP JSR LDA	Exclusive-OR Memory with Accumulator Increment Memory by One Increment Index X by One Increment Index X by One Jump to New Location Jump to New Location Saving Return Address Load Accumulator with Memory	TAY TSX TXA TXS TYA	Index Y Transfer Index X Transfer Accumu Transfer Pointer	Index X to	nter to	
COR	APARE INSTRUCTION RES	BULT	S			
Cond	ition		N	z	С	
A, X,	or Y < Memory or Y = Memory or Y > Memory		1* 0 0*	0 1 0	0 1 1	
