

Low Voltage System Design for Highly Energy Constrained Applications


N. Verma, J. Kwong, Y.K. Ramadass, D.C. Daly,
V. Sze, N. Ickes, B. Ginsburg, A.P. Chandrakasan

Massachusetts Institute of Technology


FTFC 2008

Emerging Microsystems

Industrial Plants and Power Monitoring (courtesy ABB)



Implantable Medical Electronics [Medtronic]



Portable Medical Electronics

Seizure Onset Detection System [J. Guttag, MIT]




The Energy Problem



**7.5 cm³
AA battery**

**Alkaline:
~10,000J**

What can One Joule of energy do?




**6 Billion
Operations on
a C55x DSP**



**Send a 1
Megabyte
file over
802.11b**

Integrated Sensor Nodes



- Compact Form Factor ($\text{mm}^3 - \text{cm}^3$)
- Energy dissipation per function must be minimized
 - Average power $< 10\mu\text{W}$ (for energy scavenging)
- For many embedded applications, computing speed is not critical


Exploit Application Attributes to Minimize Energy 3

Outline

- **Voltage scaling**
 - Advantages, challenges
- **Ultra-low-voltage computing**
 - Logic
 - SRAM
 - Power delivery and processing
- **Low-energy CPUs**
- **Low-energy ADCs**
- **Conclusions**

Voltage Scaling


Simulation of 32-b CLA adder



Minimum energy V_{DD} for logic results from opposing active and leakage components


Optimal V_{DD} and V_t

V_{DD} and V_t yield contours of constant energy and performance



Full minimization of energy requires V_{DD} and technology optimization (V_t , slope, etc.)

ULV MOSFET Degradations




In Sub- V_t :

- 1) V_t variation exponentially affects strength**
- 2) I_{ON}/I_{OFF} is severely degraded**

ULV Computing Platform

*Ultra-low-power DSP for bio-medical implants
and sensor-nodes*




0.3V MSP430 SoC

- 1) Sub- V_t Logic
- 2) Sub- V_t SRAM
- 3) Integrated DC/DC

***Specialized techniques target severe variation
and current-ratio with minimum overhead***


Sub- V_t Logic Level Failure

1) V_t variation




2) $I_{\text{ACTIVE}} \approx I_{\text{LEAKAGE}}$

Inverter VTC







V_{OL} Histogram



Sub- V_t static CMOS gates exhibit variation in logic levels (V_{OH} , V_{OL})

Sub- V_t Library Design



Model worst-case logic path



*Can't support
two logic levels*

Sub- V_t Library Design


Define failure as loss of butterfly plot intersections



Failure rate decreases exponentially with device width and V_{DD}

Sub- V_t Library Design

- Find failure rate vs. width plots for different circuit primitives
- Keep device sizes as small as possible, subject to yield constraint




Width Increase:

$V_{DD}(V)$	0.24	0.26	0.28	0.30	0.32	0.34
1-NMOS	2	1.67	1.33	1	1	1
1-PMOS	2	1.67	1.33	1	1	1
2-NMOS	4.43	2.93	2.3	2.27	1.3	1
2-PMOS	1.63	1	1	1	1	1


Sub- V_t Timing Analysis - Challenges

Order-of-magnitude higher delay variation in sub- V_t





STA Methodology

Focus on hold time violations




Determining Path Variability



Path variability metric:

- (1) Sum σ/μ of all logic gates in path
- (2) Assign weighting to each path according to logic depth


STA Methodology



SRAM Power Consumption

SRAMs can't be power-gated: leakage-power matters

90nm 2-Core Itanium




26MB SRAM cache

Power: 12%

[J.Wuu, et al. /ISSCC, 2005]

65nm 0.3V MSP430




128kb SRAM cache

Power: 69%

[J.Kwong, et al. /ISSCC, 2008]

SRAM Voltage Scaling


Low- V_{MIN} SRAMs provide major leakage-power savings (>20x) without active-energy overhead of sleep modes





[ISSCC, JSSC, VLSI, CICC, ISLPED '02-'07]

SRAMs pose primary limit to voltage scaling

SRAM Bit-Cell Stability






****Soft-oxide breakdown
further distorts curves***





6T Low Voltage Failures

Relative device strengths determine readabilty/writeability




Read Current Distribution

Array performance determined by worst-case I_{READ}




In sub- V_t , reduced overdrive lowers mean I_{READ} , and variation causes larger degradation of tail I_{READ}

Bit-Line Leakage




8T Bit-Cell For Sub-V_t SRAM





***Buffer eliminates read SNM limitation,
peripheral assists allow sub-V_t write and sensing***

8T vs. 6T for ULV

6T: Fails at low V_{DD}



8T: Wide margins at low V_{DD}






8T vs. 6T for ULV

Single-bit read failures for equal sized 6T and 8T


$$V_{DD} = 0.600V$$

For same area, $V_{DD,MIN}$ goes from 0.6V to 0.3V:
Leakage power goes down by 8X

“Zero” Sub-V_t Leakage Read-Buffer






Read-Buffer Foot-Driver Limitation



***Read-buffer foot-driver must have strong drive current
but consume minimal leakage power and area***


Gate-Boosted Foot-Driver




Sub-Vt Write

*To ensure write,
boost WL 50mV and
reduce cell supply*

*Adjust trip
voltage*




Reduce gate drive




Increase gate drive



Virtual Cell Supply



VV_{DD} settles to low intermediate voltage




Sense-Amplifier Offset





- 1) Global variation degrades sense-amp accuracy for single-ended read
 - *Pseudo-differential structure eliminates offset*
- 2) Local variation results in uncorrelated error distribution of sense-amps
 - *Only device up-sizing can reduce offset deviation*

Sense-Amplifier Redundancy




Probability of error depends on joint probability that all sense-amps fail:


$$P_{ERR,tot} = (P_{ERR,N})^N$$





Redundancy Implementation



Start-up loop selects between 2 sense-amps, yielding error improvement of 5x




Prototype SRAM



Process	65nm CMOS
Architecture	8 Blocks X 256 Rows X 128 Columns
Capacity	256kb
V_{MIN}	350mV


Delivering the Optimum V_{DD}

Workload, Activity 	E_{ACTIVE} 	V_{MEP} 
Temperature, Duration of Leakage 	$E_{LEAKAGE}$ 	V_{MEP} 



- Minimum Energy Point (MEP) varies with workload and temperature
- Tracking the MEP : *Energy changes by ~3X*


Minimum Energy Tracking Loop





Completely on-chip except for the passive filter components

Calculating Energy/Operation

$$E_{OP} \propto V_1^2 - V_2^2 \approx 2V_1(V_1 - V_2)$$




Prototype MEP Tracking Loop




Automatic adjustment of MEP based on workload gives 2.1X energy savings

Capacitive DC/DC Conversion



$$\eta_{BL} = \frac{V_{BAT} - \Delta V / 2}{V_{BAT}} \cdot \frac{V_{BAT} - \Delta V}{V_{BAT} - \Delta V / 2}$$

$$\eta_{BL} = \frac{V_{BAT} - \Delta V}{V_{BAT}} = \frac{V_{CL}}{V_C}$$




$$\eta_{BL} = \frac{V_{BAT} - \Delta V}{V_{BAT}} \cdot \frac{V_{BAT}/2 - \Delta V}{V_{BAT}/2 - \Delta V / 2}$$


$$\eta_{BL} = \frac{V_{BAT}/2 - \Delta V}{V_{BAT}/2} = \frac{V_{CL}}{V_C}$$

Linear efficiency drop: need $V_C \approx V_{CL}$


Scalable Voltage Generation



Ratio: 1/1




Ratio: 1/2



Ratio: 1/3



Programmable switches yield DC/DC conversion for desired load voltages

Fully On-Chip Conversion to 0.3V



Switch capacitors can be integrated on-chip for low load currents


Charge Recycling



Reduce losses due to bottom plate parasitic capacitance


DC-DC Converter Efficiency

Measured efficiency while delivering 500mV




Sub- V_t Microcontroller

- 16-bit RISC architecture
- Supports 27 instructions and 7 addressing modes of the standard MSP430 instruction set



Prototype 0.3V SoC





Process	65nm CMOS
Area	
DC-DC Converter	0.12mm ²
SRAM	1.36mm ²
Logic	0.14mm ²
Performance	
Minimum Energy Point	$V_{DD} = 500\text{mV}$
Minimum Functional V_{DD}	$V_{DD} = 300\text{mV}$

2.5 μ W leakage power, 10 μ W total power at 400kHz


Parallelism to Meet Performance

Baseband energy dominated by correlators



MEP occurs at 0.3V, BUT baseband throughput is constrained (500MSymb./s)

Parallelize Baseband Architecture





$L = 20$ (cross-correlation)
 $M = 31$ (preamble symbols)
Total # of correlators = 620


[V.Sze, et al., ISLPED'07]

***500MSymb/s performance at 0.4V:
5.8X energy savings***



Scalable, Low-Power SAR ADC



Scalable Comparator




Offset Compensating Latch



Reduces gain requirement of less efficient linear pre-amps by 100X


12/8b 0-100kS/s SAR ADC



	12b Mode
Power	25 μ W
Max. Fs	100kS/s
SNDR	65.5dB
FOM	165fJ/Conv. Step


Variation Resilient ULV ADC

- CV_{DD}^2 highly digital, low-voltage flash ADC




Required resolution allows use of redundancy to improve yield




Simplified ADC Architecture



6-bit Static Performance



**0.2-0.9V
Operation**



Before calibration

After calibration

Conclusions

- Energy Efficient operation (Joules/op, Joules/conversion, Joules/bit) requires **system-level optimization**
- Exploit **application specific attributes** (reduced performance requirements) to save energy
- Exploit **highly digital** approaches for traditional analog function
- ***Slower is Better***—exploit sub-threshold operation to minimize energy dissipation

References

1. A. Wang and A. Chandrakasan, "A 180mv FFT processor using sub-threshold circuit techniques," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2004, pp. 292–293.
2. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 5, pp. 1778–1786, Sept. 2005.
3. A. Wang, A. Chandrakasan, and S. Kosonocky, "Optimal supply and threshold scaling for sub-threshold CMOS circuits," in *Proc. IEEE Comp. Society Annual Int. Symp. VLSI*, April 2002, pp. 5–9.
4. J. Chen, L. T. Clark, and Y. Cao, "Ultra-low voltage circuit design in the presence of variations," *IEEE circuits Devices Mag.*, vol. 21, no. 1, pp. 12–20, Jan./Feb. 2005.
5. J. Kwong and A. Chandrakasan, "Variation-driven device sizing for minimum energy sub-threshold circuits," in *Proc. Int. Symp. Low Power Electronics and Design*, 2006, pp. 8–13.
6. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "Analysis and mitigation of variability in subthreshold design," in *Proc. Int. Symp. Low Power Electronics and Design*, 2005, pp. 20–25.
7. E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," *IEEE Journal of Solid-State Circuits*, vol. SC-22, no. 5, pp. 748–754, Oct. 1987.
8. M. Agostinelli, J. Hicks, J. Xu, B. Woolery, K. Mistry, K. Zhang, S. Jacobs, J. Jopling, W. Yang, B. Lee, T. Raz, M. Mehalel, P. Kolar, Y. W. J. Sandford, D. Pivin, C. Peterson, M. DiBattista, S. Pae, M. Jones, S. Johnson, and G. Subramanian, "Erratic fluctuations of SRAM cache Vmin at the 90nm process technology node," in *IEDM Dig. Tech. Papers*, Dec. 2005, pp. 671–674.
9. R. Rodriguez, J. H. Stathis, B. P. Linder, S. Kowalczyk, C. T. Chuang, R. V. Joshi, G. Northrop, K. Bernstein, A. J. Bhavnagarwala, and S. Lombardo, "The impact of gate-oxide breakdown on SRAM stability," *IEEE Electron Device Letters*, vol. 23, no. 9, pp. 559–561, Sept. 2002.

References

10. T. Mizumo, J.-I. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuations using an 8k MOSFET's array," in *Proc. IEEE Symp. VLSI Technology*, May 1993, pp. 41–42.
11. A. Bhavnagarwala, X. Tang, and J. Meindl, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 4, pp. 658–665, April 2001.
12. L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, "Stable SRAM cell design for the 32nm node and beyond," in *Proc. IEEE Symp. VLSI Circuits*, June 2005, pp. 128–129.
13. N. Verma and A. Chandrakasan, "A 65nm 8T sub-V_t SRAM employing sense-amplifier redundancy," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2007, pp. 328–329.
14. Y. Ye, S. Borkar, and V. De, "A new technique for standby leakage reduction in highperformance circuits," in *Proc. IEEE Symp. VLSI Circuits*, June 1998, pp. 40–41.
15. K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepath, Y. Wang, B. Zheng, M. Bohr, "A 3-GHz 70Mb SRAM in 65nm CMOS technology with integrated column-based dynamic power supply," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2005, pp. 474–475.
16. K. Zhang, K. Hose, V. De, and B. Senyk, "The scaling of data sensing schemes for high speed cache design in sub-0.18 μ m technologies," in *Proc. IEEE Symp. VLSI Circuits*, June 2000, pp. 226–227.
17. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," in *IEDM Dig. Tech. Papers*, Dec. 1998, pp. 915–918.
18. M. P. Flynn, C. Donovan, and L. Sattler, "Digital calibration incorporating redundancy of flash ADCs," *IEEE Transactions on Circuits and Systems-II*, vol. 50, no. 3, pp. 205–213, May 2003.
19. Y. Ramadass, A. P. Chandrakasan, "Minimum Energy Tracking Loop with Embedded DC-DC Converter Delivering Voltages Down to 250mV in 65nm CMOS," *IEEE International Solid-State Circuits Conference*, pp. 64–65, February 2007.

References

- 20. Y. Ramadass, A. P. Chandrakasan, "Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications," *IEEE Power Electronics Specialists Conference*, pp. 2353-2359, June 2007.
- 21. J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, A. Chandrakasan, "A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter," *ISSCC*, pp. 318-319, February 2008.
- 22. V. Sze, A. Chandrakasan, "A 0.4-V UWB Baseband Processor," *IEEE International Symposium Low Power Electronics and Design*, pp. 262-267, August 2007.
- 23. N. Verma, A. P. Chandrakasan, "A 25uW 100kS/s 12b ADC for Wireless Micro-Sensor Applications," *IEEE ISSCC*, pp. 222-223, February 2006.
- 24. D.C. Daly, A. P. Chandrakasan, "A 6-bit, 0.2V to 0.9V Highly Digital Flash ADC with Comparator Redundancy," *IEEE International Solid-State Circuits Conference*, pp. 554-555, February 2008.