

# Self-Aligned ZnO Thin-Film Transistors with 860 MHz $f_T$ and 2 GHz $f_{max}$ for Large-Area Applications

Yoni Mehlman, Yasmin Afsar, Naveen Verma, Sigurd Wagner, and James C. Sturm  
*Princeton University, Department of Electrical Engineering, Princeton, New Jersey, 08544, USA*  
*Email: jmehlman@princeton.edu / Phone: 609-673-8227*

High-frequency thin film transistors (TFTs) enable many important thin film circuits used in flexible large-area systems such as large bandwidth instrumentation amplifiers (related to  $f_T$ ) and high-frequency oscillators (related to  $f_{max}$ ) [1,2]. In [3]  $f_{max}=10\text{GHz}$  and  $f_T=2.9\text{GHz}$  were reported but using Si substrates and pulsed laser deposition for ZnO growth, which are incompatible with low-cost large-area processing on a meter scale. More modest reports of  $f_{max}=1\text{GHz}$  with sputtered IGZO on glass have relied on a very sensitive alignment process, impractical for fabrication over large substrates [4]. In this work we present a ZnO-channel TFT process fully compatible with flexible large-area substrates. We achieve an  $f_{max}=2\text{GHz}$  and  $f_T=860\text{MHz}$  by reducing source/drain (S/D) to gate overlaps ( $X_{ov}$ ) and scaling channel lengths down to 500nm via a self-aligned process.

Both  $f_{max}$  and  $f_T$  depend on S/D to gate capacitances ( $C_{GS}$ ,  $C_{GD}$ ) as well as transconductance,  $g_m$ . Therefore, scaling  $X_{ov}$  reduces capacitance and scaling length ( $L$ ) reduces capacitance while increasing  $g_m$ . Since  $f_T \approx \frac{g_m}{2\pi(C_{GS}+C_{GD})} \propto \frac{1}{L(\frac{2}{3}L+2X_{ov})}$ , it scales more than linearly with length and nearly linearly with  $X_{ov}$  when  $X_{ov}$  is on the same order as  $L$ .  $f_{max}$  also depends on the gate resistance ( $R_G$ ) as  $f_{max} = \frac{1}{2} \frac{1}{\sqrt{R_G}} \frac{f_T}{\sqrt{2\pi f_T C_{GD} + 1/r_0}}$ , where  $r_0$  is the small-signal output resistance. The gate resistance equals  $R_{sheet}(1/3W + x_{tr})/(L + 2X_{ov})$ , in which  $W$  is the channel width and  $x_{tr}$  is the length of the trace leading to the channel. Rewriting the equation for  $f_{max}$  in terms of  $L$ ,  $W$ , and  $X_{ov}$ , we find that  $f_{max} \propto \frac{1}{L\sqrt{L+2X_{ov}}} \frac{1}{\sqrt{(W/3+x_{tr})W}} \frac{1}{\sqrt{2\pi f_T C_{GD}/W + 1/(Wr_0)}}$ . How  $f_{max}$  ultimately depends on  $L$  and  $X_{ov}$  is set by whether the  $f_T C_{GD}$  term or the  $1/r_0$  term dominates. In our case,  $1/r_0$  is on the order of  $10^{-6}$  whereas  $f_T C_{GD}$  is on the order of  $10^{-4}$ - $10^{-5}$  and, therefore, dominates. Consequently,  $f_{max}$  scales as  $1/\sqrt{L}$ .

We fabricated ZnO TFTs on 3"x3" glass with a staggered bottom gate structure. To reduce the gate resistance, we evaporated a Cr/Al/Cr stack with thicknesses 10/160/30nm to achieve an  $R_{sheet} = 0.95\Omega/\text{sq}$ . After patterning and etching the gate, a dielectric/channel/passivation  $\text{Al}_2\text{O}_3/\text{ZnO}/\text{Al}_2\text{O}_3$  (40/10/35nm) stack was deposited by plasma-enhanced atomic layer deposition (PEALD) at 200°C. The source and drain regions are patterned using a self-alignment process in which the photoresist is exposed through the substrate with the gate metal acting as the mask (previously demonstrated for a-Si in [5]), conveniently utilizing the transparency of metal oxides (Fig. 1). We also pattern a second layer of photoresist to isolate source/drain between each transistor, in this way eliminating the need for an extra etch step. Through self-alignment, 0.6  $\mu\text{m}$  overlaps are achieved (Fig. 2). In addition, the overlap reduces the channel length below the length of the gate. 0.5  $\mu\text{m}$  channel lengths (measured by microscopy) are thus achieved with conventional large-area lithography. A key feature of this approach, in contrast to previous ZnO work, is that overlaps remain small even if the substrate dimensions change slightly during processing, as can occur when processing on plastic.

Typical TFT DC characteristics are shown in Fig. 3. Field-effect mobility,  $\mu_{FE}$ , is approximately 8  $\text{cm}^2/\text{Vs}$  and  $g_m=0.5\text{mS}$  when measured at  $V_{GS}=V_{DS}=6\text{V}$ , and  $C_{ox}=180\text{nF}/\text{cm}^2$ .  $f_T$  and  $f_{max}$  were extracted by measuring s-parameters with an Agilent E5061B network analyzer (Fig. 4). We varied channel lengths from 7.5 to 0.5  $\mu\text{m}$ , and widths from 200 to 50  $\mu\text{m}$  to characterize the effect of scaling. Fig. 5 shows how  $f_{max}$  and  $f_T$  scale with length.  $f_T$  scales as expected, and  $f_{max}$  slightly better than predicted, indicating that contact resistance is negligible down to very small channel lengths and overlaps. Scaling with width is also as predicted by modeling (Fig. 6). At  $V_{GS}=7.5\text{V}$  and  $W/L=50/0.5$ , we achieve an  $f_{max}=2\text{GHz}$  and  $f_T=860\text{MHz}$ . The use of self-alignment is critical for this result since 5 $\mu\text{m}$  overlaps typical of large-area manufacturing would increase the overlap capacitance by 8x, decreasing  $f_T$  by 5x and  $f_{max}$  by 3x for  $L=0.5\mu\text{m}$ . While  $f_{max}=10\text{GHz}$  was previously achieved, it was accomplished with nc-ZnO, having a  $\mu_{FE} = 100\text{cm}^2/\text{Vs}$ . Despite the fact that our mobility is over 10x less, our  $f_{max}$  is only 5x less, indicating the strength of our process for achieving high frequencies. To the best of our knowledge, our  $f_{max}$  and  $f_T$  are the highest for metal-oxide TFTs compatible with manufacturing on plastic.

[1] W. Rieutort-Louis *et al.*, *IEEE JPV*, vol. 4, p. 432 (2013).


[2] Y. Afsar *et al.*, *Proc. IEEE ISSCC*, p. 256 (2017).

[3] B. Bayraktaroglu *et al.*, *Proc. SPIE*, vol. 7679, p. 42 (2010).


[4] L.Y. Su *et al.*, *Solid-State Elec.*, vol. 104, p. 122 (2015).

[5] I.C. Cheng *et al.*, *IEEE Electron Dev. Lett.*, vol. 27(3), p. 166 (2006).


This work was supported by the Princeton program in Plasma Science and Technology and FlexTech.




**Figure 1.** Self-alignment process. Source and drain are patterned using the gate metal itself, eliminating large overlap between S/D and gate needed to compensate for misalignment when using a separate mask for patterning.




**Figure 2.** Micrograph of self-aligned TFT with  $X_{ov}=0.6\mu\text{m}$ .




**Figure 3.** Typical transfer curve for self-aligned TFT.



**Figure 4.** (a) Max available gain showing an  $f_{max}$  of 2GHz. (b) Current gain, showing an  $f_T=860\text{MHz}$ . Both (a) and (b) measured for  $W/L=50/0.5$  at  $V_{GS}=V_{DS}=7.5\text{V}$ .



**Figure 5.** Experimental results for  $f_{max}$  and  $f_T$  dependence on channel length.  $W=50\mu\text{m}$ ,  $V_{GS}=V_{DS}=7\text{V}$ . Nearly ideal scaling indicates low contact resistance down to  $L=0.5\mu\text{m}$ .



**Figure 6.** Measured  $f_{max}$  dependence on channel width scaling.  $L=0.5\mu\text{m}$ ,  $V_{GS}=V_{DS}=7\text{V}$ . Large  $x_{tr}=50\mu\text{m}$  diminished benefit of reducing channel width.