

Bibliography

- [AnjPin95] Anjan K. V. and Timothy M. Pinkston, "An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA", *In Proceedings of the Twenty-Second International Symposium on Computer Architecture*, Santa Margherita Ligure, Italy, pp. 201-210, June 1995.
- [BLAA99] R. Barua, W. Lee, S. Amarasinghe, A. Agarwal, "Maps: A Compiler-Managed Memory System for Raw Machines", *In Proceedings of the Twenty-Sixth International Symposium on Computer Architecture*, Atlanta, pp. 4-15, May 1999.
- [Bol93] Kevin Bolding et. al., "The Chaos Router Chip: Design and Implementation of an Adaptive Router", *In Proceedings of IFIP Conference on VLSI*, September 1993.
- [CarVer96] Joseph Carbonaro and Frank Verhoorn, "Cavallino: The Teraflops Router and NIC", *In Proceedings of Hot Interconnects IV Symposium*, Stanford, August 1996.
- [Chi93] Andrew A. Chien, "A Cost and Speed Model for k-ary n-cube Wormhole Routers", *In Proceedings of Hot Interconnects*, Stanford, August 1993.
- [Chi98] Andrew A. Chien, "A Cost and Speed Model for k-ary n-cube Wormhole Routers", *IEEE Transactions of Parallel and Distributed Systems*, vol. 9, no. 2, pp. 150-162, February 1998.
- [CJDM99] Vinodh Cuppu, Bruce Jacob, Brian Davis and Trevor Mudge, "A Performance Comparison of Contemporary DRAM Architectures", *In Proceedings of the Twenty-Sixth International Symposium on Computer Architecture*, Atlanta, pp. 222-233, May 1999.
- [DalSei86] William J. Dally and Charles L. Seitz, "The Torus Routing Chip", *Distributed Computing*, Vol. 1, No. 3, pp. 187-196, 1986.
- [DalSei87] William J. Dally and Charles L. Seitz, "Deadlock-free Message Routing in Multiprocessor Interconnection Networks", *IEEE Transactions on Computers*, vol. C-36, no. 5, pp. 547-553, May 1987.
- [Dal90] William J. Dally, "Performance Analysis of k-ary n-cube Interconnection Networks", *IEEE Transactions on Computers*, vol. C-39, no. 6, pp. 775-785, June 1990.

- [Dal92] William J. Dally, "Virtual-Channel Flow Control", *IEEE Transactions on Parallel and Distributed Systems*, vol. 3, no. 2, pp. 194-205, March 1992.
- [Dal+94] William J. Dally, Larry R. Dennison, David Harris, Kinhong Kan and Thucydides Xanthopoulos, "Architecture and Implementation of the Reliable Router", *In Proceedings of Hot Interconnects Symposium II*, Stanford, August 1994.
- [DCD98] William J. Dally, Philip P. Carvey and Larry R. Dennison, "The Avici Terabit Switch/Router", *In Proceedings of Hot Interconnects VI Symposium*, Stanford, August 1998.
- [DalPou98] William J. Dally and John W. Poulton, "Digital Systems Engineering", *Cambridge University Press*, 1998.
- [DalLac99] William J. Dally and Steve Lacy, "VLSI Architecture: Past, Present, and Future", *In Proceedings of Advanced Research in VLSI*, March 1999.
- [DuaLop94] Jose Duato and Pedro Lopez, "Performance Evaluation of Adaptive Routing Algorithms for k-ary n-cubes", *In Proceedings of Parallel Computer Routing and Communication Workshop*, May 1994.
- [Dua95] Jose Duato, "A Necessary and Sufficient Condition for Deadlock-free Adaptive Routing in Wormhole Networks", *IEEE Transactions on Parallel and Distributed Systems*, vol. 6, no. 10, pp. 1055-1067, October 1995.
- [Dua96] Jose Duato, "A Necessary and Sufficient Condition for Deadlock-free Routing in Cut-through and Store-and-forward Networks", *IEEE Transactions on Parallel and Distributed Systems*, vol. 7, no. 8, pp. 841-854, August 1996.
- [DLSY96] Jose Duato, P. Lopez, F. Silla and S. Yalamanchili, "A High Performance Router Architecture for Interconnection Networks", *In Proceedings of the 1996 International Conference on Parallel Processing*, Bloomington, Illinois, pp. 61-68, August 1996.
- [DYN97] Jose Duato, Sudhakar Yalamanchilli and Lionel Ni, "Interconnection Networks - An Engineering Approach", *IEEE Computer Society Press*, 1997.
- [Fil+95] Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich and Whay S. Lee, "The M-Machine Multicomputer", *In Proceedings of the Twenty-Eighth Annual International Symposium on Microarchitecture*, Ann Arbor, pp. 146-156, 1995.

- [Gal96] M. Galles, "Scalable Pipelined Interconnect for Distributed Endpoint Routing", In *Proceedings of Hot Interconnects IV Symposium*, Stanford, August 1996.
- [GreHaj92] A. G. Greenberg and B. Hajek, "Deflection Routing in Hypercube Networks", *IEEE Transactions on Communications*, vol. COM-40, no. 6, pp. 1070-1081, June 1992.
- [Inf01] The Infiniband Architecture , <http://www.infinibandta.org>, August 2001.
- [KerKle79] P. Kermani and L. Kleinrock, "Virtual Cut-through: A New Computer Communication Switching Technique", *Computer Networks*, vol. 3, pp. 267-286, 1979.
- [MilNaj97] Diane R. Miller and Walid A. Najjar, "Empirical Evaluation of Deterministic and Adaptive Routing with Constant-Area Routers", In *Proceedings of International Conference on Parallel Architectures and Compilation Techniques*, San Francisco, pp. 64-77, November 1997.
- [PCI01] The Peripheral Component Interconnect (PCI) Interconnect, <http://www.pcisig.com>, August 2001.
- [PehDal00] Li-Shiuan Peh and William J. Dally, "Flit-Reservation Flow Control", In *Proceedings of 6th International Symposium on High-Performance Computer Architecture*, Toulouse, France, pp. 73-84, January 2000.
- [PehDal01] Li-Shiuan Peh and William J. Dally, "A Delay Model and Speculative Architecture for Pipelined Routers", In *Proceedings of 7th International Symposium on High-Performance Computer Architecture*, Nuevo Leon, Mexico, pp. 255-266, January 2001.
- [ScoTho94] S. L. Scott and G. Thorson, "Optimized Routing in the Cray T3D", In *Proceedings of the Parallel Computer Routing and Communications Workshop (PCRCW)*, Seattle, May 1994.
- [ScoTho96] S. L. Scott and G. Thorson, "The Cray T3E network: adaptive routing in a high performance 3D Torus", In *Proceedings of Hot Interconnects IV Symposium*, Stanford, August 1996.
- [Sei85] Charles L. Seitz, "The Cosmic Cube", *Communications of the ACM*, vol. 28, no. 1, pp. 22-33, January 1985.
- [Sei94] Charles L. Seitz et. al., "Myrinet -- A Gigabit-per-second Local-Area Network", In *Proceedings of Hot Interconnects II Symposium*, Stanford, CA, August 1994.

- [ShiDan95] Kang G. Shin and Stuart W. Daniel, "Analysis and Implementation of Hybrid Switching", In *Proceedings of the Twenty-Second International Symposium on Computer Architecture*, Santa Margherita Ligure, Italy, pp. 211-219, June 1995.
- [SprSut91] Richard F. Sproull and Ivan E. Sutherland, "Logical Effort: Designing for Speed on the Back of an Envelope", *IEEE Advanced Research in VLSI*, C. Sequin (editor), MIT Press, pp. 1-16, 1991.
- [Stu+95] Craig B. Stunkel et. al., "The SP2 High-Performance Switch", *IBM System Journal*, vol. 34, no. 2, pp. 185-204, 1995.
- [SSH99] Ivan E. Sutherland, Richard F. Sproull and David Harris, "Logical Effort: Designing Fast CMOS Circuits", *Morgan Kaufman Publishers*, 1999.
- [TamFra92] Yuval Tamir and Gregory L. Frazier, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches", *IEEE Transactions on Computers*, Vol. 41, No. 6, pp. 725-737, June 1992.
- [Tan96] Andrew Tanenbaum, "Computer Networks", 3rd Edition, *Prentice Hall*, 1996.
- [Web+97] W. D. Weber et. al., "The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-Performance Servers", In *Proceedings of the Twenty-Fourth International Symposium on Computer Architecture*, Denver, Colorado, pp. 98-107, June 1997.
- [Wha99] Whay S. Lee, "Mechanisms for Efficient, Protected Messaging", *PhD Thesis*, Massachusetts Institute of Technology, February 1999.