



Generalizing the ISA to the ILA: A Software/Hardware Interface for Accelerator-rich Platforms

Sharad Malik

Princeton University

DAC 2023

July 11, 2023








مبعبو

This work was supported in part by the Applications Driving Architectures (ADA) Research Center, a JUMP Center co-sponsored by SRC and DARPA; by the DARPA POSH and SSITH programs; and by NSF XPS Grant No. 1628926.

ILA Verification Team + Collaborators



Hardware-Software Interface

Hardware

G. M. Amdahl G. A. Blaauw F. P. Brooks, Jr.

Architecture of the IBM System/360

Abstract: The architecture* of the newly announced IBM System/360 features four innovations:

- An approach to storage which permits and exploits very large capacities, hierarchies of speeds, readonly storage for microprogram control, flexible storage protection, and simple program relocation.
- 2. An input/output system offering new degrees of concurrent operation, compatible channel operation, data rates approaching 5,000,000 characters/second, integrated design of hardware and software, a new low-cost, multiple-channel package sharing main-frame hardware, new provisions for device status information, and a standard channel interface between central processing unit and input/output devices.
- 3. A truly general-purpose machine organization offering new supervisory facilities, powerful logical processing operations, and a wide variety of data formats.
- 4. Strict upward and downward machine-language compatibility over a line of six models having a performance range factor of 50.

This paper discusses in detail the objectives of the design and the rationale for the main features of the architecture. Emphasis is given to the problems raised by the need for compatibility among central processing units of various size and by the conflicting demands of commercial, scientific, real-time, and logical information processing. A tabular summary of the architecture is shown in the Appendices.

Introduction


The design philosophies of the new general-purpose machine organization for the IBM System/360 are discussed in this paper.† In addition to showing the architecture* of the new family of data processing systems, we point out the various engineering problems encountered in attempts to make the system design compatible, at the program bit level, for large and small models. The compatibility was to extend not only to models of any size but also to their various applications—scientific, commercial, real-time, and so on.

The tern architecture is used here to describe the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior, as distinct from the organization of the data flow and controls, the logical design, and the physical implementation. I Additional details noncerning the metallecture, engineering design, series of articles in the IBM System Journal.

The section that follows describes the objectives of the new system design, i.e., that it serve as a base for new technologies and applications, that it be general-purpose, efficient, and strictly program compatible in all models. The remainder of the paper is devoted to the design problems faced, the alternatives considered, and the decisions made for data format, data and instruction codes, storage assignments, and input/output controls.

Design objectives

The new architecture builds upon but differs from the designs that have gradually evolved since 1950. The evolution of the computer had included, besides major technological improvements, several important systems concepts and developments.




Specification for hardware

Single-core uniprocessor


87

Hardware-Software Interface




Intel Skylake


Source: wikichip.org



Chip Multiprocessor

Hardware-Software Interface





Specification for hardware


Heterogenous System-on-Chip

Apple M1 Die Photo Source: AnandTech

Specialized hardware units – aka accelerators Software/firmware accessed/invoked

https://www.anandtech.com/show/1622 6/apple-silicon-m1-a14-deep-dive

Accelerator Interface



MMIO Instructions have load/store semantics
Opaque to hardware accelerator semantics

Firmware C code

```
// Load instruction
```


```
1     uint32_t status = *ADDR_STATUS; // mmio read
2     if ((status >> 8) == INIT)
3        for(int i=0; i<KEY_SIZE; i++)
4           *(ADDR_KEY+i) = KEY[i]; // mmio write
5        status |= 1; // set lock bit
6           *ADDR_STATUS = status; // mmio write & lock
7           *ADDR_ENABLE = 1; // mmio write & enable</pre>
```

// Store instruction

Can we convert MMIO loads/stores to meaningful instruction-level semantics?

Instruction-Level Abstraction (ILA)

Interface Commands ^{def} Instructions



MMIO accesses	Commands
Write, 0xff00, 0x1	START_ENCRYPT
Write, 0xff02, data	WRITE_ADDRESS

- Merits (similar to ISA)
 - Software-visible "architectural" state variables
 - Modular: set of instructions
 - Per-instruction state-update
- Abstraction of the HW as seen at the interface
 - A <u>disciplined</u> lifting of the RTL to the level of software

Generalizes the ISA to include processors and accelerators

Instruction-Level Abstraction (ILA)

```
module Top rtl (
  clk, rst, interrupt,
 if axi rd r msg, if axi rd r rdy,
  if axi wr w msg, if axi wr w rdy
  // other AXI interface ports
assign and_192 = and_6& (fsm_out[2]);
assign or 117 = (fsm out[2]) \mid (fsm out[5]);
always @(posedge clk or negedge rst bar) begin
 if (~rst bar) begin
    addrBound 4 1 equal <= 1'b0;
  else if (run w wen & (~while case 0)) begin
    addrBound 4 1 equal <= addrBound 1 1 tmp 7;
```

(a) Accelerator RTL implementation snippet.

```
{
    WR 0x33000100 val (SetWeightAddr val),
    WR 0x33000120 val (SetTensorSize val),
    WR 0x33000130 val (SetLSTMConfig val),
    WR 0x33000200 0x1 (StartLSTM), ...
}
```

(b) Accelerator instruction set (partial). Each HW operation triggered by an MMIO access is modeled as an individual instruction.


```
SetWeightAddr 0xff100100
SetDataAddr 0xff100200
SetOutputAddr 0xff100300
SetTensorSize 0x20
SetNumTimestep 0x10
SetLSTMConfig 0x02cd87f9
StartLSTM
```

(c) A sequence of accelerator instructions performing an LSTM layer.



ILA Verification Framework







Application of ILA: Hardware Verification

Formal verification of RTL implementation

Processor or accelerator RTL





ILA specification

Add:
$$r_d = r_{s1} + r_{s2}$$

pc+=4, ...

```
Jump:
pc= r<sub>s1</sub>+imm, ...
```

SetKey: if !busy: key=axi_wdata

(for processors or accelerators)

What to compare

```
"state_mapping": {
    "aes_address" : "RTL.aes_reg_opaddr_i.reg_out",
    "aes_length" : "RTL.aes_reg_oplen_i.reg_out",
    ... }
```


When to compare

```
"instructions": [{
    "instruction" : "WR_ADDR",
    "ready_signal" : "RTL.xram_ack_delay_1",
    "max_bound" : 20 }, ...]
```

Application of ILA: Hardware Verification (cont'd)


- Formal verification of RTL implementation
 - Auto-generate complete formal properties for each instruction

Contrast with ad-hoc set of properties




ILA Verification Framework






Application of ILA: Hardware Verification (cont'd)

- Simulation-based Validation
 - ILA supports auto-generation of simulation model



Application of ILA: Hardware Verification (cont'd)


- Simulation-based validation (tandem simulation)
 - After simulating each instruction, check if the RTEM Architectural Variables (RTAV) match ILEM Architectural Variables (ILAV)




Identify bugs right at the instruction that causes AV deviations

ILA Verification Framework





FW/HW co-verification in SoCs




- Communicating (heterogeneous) IPs
 - Processor
 - Firmware
 - Specialized accelerators

- FW/HW interaction
 - Hardware functions not captured
 - RTL models not practical (too complex)
 - SW/HW level of abstraction gap

Co-verification methodology


- Modeling
 - ILA for specialized HW
 - Source-level (LLVM) modeling of SW

- Verification
 - Software verification techniques




ILA Verification Framework






Hardware-Software Co-Verification (cont'd)

- Simulation-based
 - hardware-software co-simulation using ILA as verified abstraction



Summary: ILA Based SoC Verification



- Accelerator implementation verification
 - Formal
 - Simulation-based
- Firmware hardware co-verification
 - Formal
 - Simulation-based
- Shared memory accesses and memory consistency

ILA-MCM: Memory Consistency Models for Acclerator-rich SoC Platforms

ILA-based Compilation for Accelerators

Applications provided in DSLs

Compiler IR (compute graph)

Relay

Verified mapping using ILA Pattern matching & code generation

Programs exploiting custom accelerators

Heterogeneous backends












 Provide compiler IRaccelerator mapping by using ILA as a verified lifting.





↔




LDR r3, 0xffff0010

Accel 1 func A: STR r2, 0xffff0000









- Simulation-based
 - Proof-based
- Pattern match the compiler IR pattern provided in the mapping.
- 4. Rewrite compute graph and lower to the MMIO accesses during code generation.

```
; CPU instructions
     r0, r1
     r0, r0, r1
     loop
; Invoke accel 1 (MMIO)
     r2, 0xffff0000
      r3, 0xffff0010
; Invoke accel 2 (MMIO)
      r4, 0xffff0100
      r5, 0xffff0110
; CPU instructions
     r3, r2
     r0, r0, r1
     lr
```

General purpose RISC-V **ARM** x86 VTA Application specific **HLSCNN FlexASR NVDLA**

Compiler Team (Princeton, UW, Harvard)




Bo-Yuan Huang



Thierry Tambe



Yi Li



Mike He



Gus Smith



Gu-Yeon Wei



Aarti Gupta



Sharad Malik



Zachary Tatlock

The ILAng Framework



GitHub: https://github.com/PrincetonUniversity/ILAng

Wiki: https://bo-yuan-huang.gitbook.io/ilang/

Docker: https://hub.docker.com/r/byhuang/ilang/

Selected Bibliography



Primary Papers

- Generalizing Tandem Simulation: Connecting High-level and RTL Simulation Models [ASPDAC 21]
- ILAng: A Modeling and Verification Platform for SoCs using Instruction-Level Abstractions. [TACAS19]
- Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification. [FMCAD18]
- Formal Security Verification of Concurrent Firmware in SoCs using Instruction-Level Abstraction for Hardware. [DAC18]
- Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification.
 [TODAES18] (Best Paper Award)

Additional Papers

- Leveraging Processor Modeling and Verification for General Hardware Modules. [DATE21] (Best Paper Award)
- Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators, Part I:
 Determining Architectural State Variables [ICCAD 20]
- Automatic Generation of Architecture-Level Models from RTL Designs for Processors and Accelerators [DATE 22]