

# Amorphous Silicon Thin-Film Transistor Backplanes Deposited at 200 °C on Clear Plastic for Lamination to Electrophoretic Displays

Alex Z. Kattamis, I-Chun Cheng, Ke Long, Bahman Hekmatshoar, Kunigunde H. Cherenack, Sigurd Wagner, James C. Sturm, Sameer M. Venugopal, Douglas E. Loy, Shawn M. O'Rourke, and David R. Allee

**Abstract**—The transition of thin-film transistor (TFT) backplanes from rigid plate glass to flexible substrates requires the development of a generic TFT backplane technology on a clear plastic substrate. To be sufficiently stable under bias stress, amorphous-silicon (a-Si:H) TFTs must be deposited at elevated temperatures, therefore the substrate must withstand high temperatures. We fabricated a-Si:H TFT backplanes on a clear plastic substrate at 200 °C. The measured stability of the TFTs under gate bias stress was superior to TFTs fabricated at 150 °C. The substrate was dimensionally stable within the measurement resolution of 1 μm, allowing for well-aligned 8 × 8 and 32 × 32 arrays of 500 μm × 500 μm pixels. The operation of the backplane is demonstrated with an electrophoretic display. This result is a step toward the drop-in replacement of glass substrates by plastic foil.

**Index Terms**—Amorphous silicon thin-film transistor (a-Si:H TFT), clear plastic, electrophoretic display, flexible, stability.

## I. INTRODUCTION

THE success of active-matrix liquid-crystal displays (AMLCDs) and X-ray sensor arrays has encouraged research into next-generation flexible electronic surfaces. A flexible amorphous silicon thin-film transistor (a-Si:H TFT) backplane on a clear flexible substrate would be most desirable for the drop-in replacement of the a-Si:H TFT backplane on glass. In early research on flexible a-Si:H TFT backplanes on plastic the process temperature was reduced to the glass temperature  $T_g$  of common clear plastic substrates such as polyethylene terephthalate (PET,  $T_g = 78$  °C) and polyethylene naphthalate (PEN,  $T_g = 120$  °C) [1], [2]. While the initial performance of the a-Si:H TFTs made at temperatures down to 140 °C is acceptable for AMLCD use, it has become clear recently that for adequate long-term stability the a-Si:H TFT stack must be deposited at high temperature [3].

Manuscript received August 4, 2006; revised November 20, 2006, and December 28, 2006. This work was supported by US Display Consortium project on Amorphous TFT Backplane Processes on Clear Plastic Substrates, and the DuPont Company for technical collaboration. The work of A. Z. Kattamis was supported by a fellowship from the Princeton Plasma Physics Laboratory, Princeton University, Princeton, NJ.

A. Z. Kattamis, I.-C. Cheng, K. Long, B. Hekmatshoar, K. H. Cherenack, S. Wagner, and J. C. Sturm are with the Electrical Engineering and the Princeton Institute for the Science and Technology of Materials, Princeton University, Princeton, NJ 08540 USA (e-mail: sturm@princeton.edu).

S. M. Venugopal, D. E. Loy, S. M. O'Rourke, and D. R. Allee are with the Flexible Display Center, Arizona State University, Tempe, AZ 85284 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JDT.2007.900935




Fig. 1. Completed a-Si:H TFT backplane on clear plastic prior to electrophoretic frontplane lamination.

A high-temperature compatible clear polymer substrate is the crucial enabler for such a process.

We have been working with experimental clear plastic substrates that can be processed at high temperature [3]. While optical clarity and high glass temperature are the primary requirements for a plastic substrate, it also must have a small coefficient of thermal expansion to prevent fracture of the device structure during processing [4]. Discrete a-Si:H TFT devices have been made at temperatures in excess of 250 °C [3] on clear plastic, but complete matrices are more challenging because they require larger areas that are free of cracks. The current direction of development of optically clear flexible TFT backplanes is to fabricate active matrices at increasing process temperature, while continually adjusting parameters for deposition and device fabrication to allow for crack-free layers. Here we report an a-Si:H TFT backplane deposited on clear plastic at 200 °C and its use to drive an electrophoretic (EP) display. EP displays have been made on flexible stainless steel [5] and plastic substrates [6] and have been driven with a-Si:H [5], polysilicon [7], and organic [8] TFTs. Our active-matrix EP display demonstrates that a-Si:H TFT backplanes made on clear plastic foil can be laminated with EP frontplanes to form functional displays. Fig. 1 shows a completed sample prior to EP lamination.

Because the experimental clear plastic substrate had a glass temperature of > 250 °C and a coefficient of thermal expansion (CTE) of ~ 5 ppm/°C, it easily allowed depositing the a-Si:H TFT stack at 200 °C, which is our present standard temperature for the fabrication of active matrices. The clear substrate foils were 75 μm thick and had an optical transmittance of




Fig. 2. (a) Circuit schematic of a pixel with data and select line voltages labeled. (b) Optical micrograph of a pixel, with the electrode area designated by a dashed square.

> 84% over the visible spectrum. To test the functionality of the TFT backplane we used the electrophoretic display technology standard, employed at the Flexible Display Center. Electrophoretic display frontplanes [9] were laminated onto the backplanes, which consisted of 8 × 8 and 32 × 32 arrays with 500 μm × 500 μm pixels allowing for 50 dpi monochrome displays. The EP is a sheet of microcapsules, which contain negatively charged white particles and positively charged black particles suspended in a clear fluid. The top contact to the EP is an indium tin oxide (ITO) transparent conductor. By applying +15 V to the EP with respect to the bottom electrode produces “white,” and -15 V produces “black.” A voltage of 0 V is used as a hold. Each pixel consisted of one a-Si:H TFT with  $W/L = 70 \mu\text{m}/5 \mu\text{m}$  and a 3-pF storage capacitor ( $C_s$ ), as shown in Fig. 2(a).

## II. EXPERIMENTS

The a-Si:H TFT backplanes were fabricated at 200 °C on free-standing substrates using a radio frequency (13.56 MHz) plasma-enhanced chemical vapor deposition (PE-CVD) process for inverted-staggered back-channel etch TFTs [3]. Source and drain overlaps were made 20 μm to ensure sufficient feature alignment in case the substrate changed size during processing [10]. The masks contained special alignment marks to monitor substrate size after each process step. All Si containing layers were deposited at 500 mTorr. The clear plastic substrate was first coated with 200 nm SiN<sub>x</sub> on both sides from SiH<sub>4</sub>:NH<sub>3</sub> = 1:9 using a plasma power density of 55 mW/cm<sup>2</sup> at 200 °C. This layer protects the substrate from process chemicals and formed an adhesion layer for the gate metal lines. Next, tri-layer metal gate lines consisting of 20-nm Cr, 50-nm Al, and 20-nm Cr were deposited by thermal evaporation. They were patterned using photolithography and Cr-7 wet chemical etch for Cr, and a mixture of water, phosphoric, acetic, and nitric acids in the ratio H<sub>3</sub>PO<sub>4</sub> : H<sub>2</sub>O : HNO<sub>3</sub> : CH<sub>3</sub>CO<sub>2</sub>H = 16 : 2 : 1 : 1 for Al. The bottom Cr serves for adhesion to the SiN<sub>x</sub>, Al for its conductivity and ductility, and the Cr cap to prevent Al diffusion into the gate dielectric. Next, the a-Si:H TFT stack was deposited: 300 nm SiN<sub>x</sub> gate dielectric from SiH<sub>4</sub> : NH<sub>3</sub> = 1 : 9, 200 nm *i*-a-Si:H channel layer from SiH<sub>4</sub>, and 50 nm n<sup>+</sup> a-Si:H source-drain contacts from SiH<sub>4</sub> : H<sub>2</sub> : PH<sub>3</sub> = 730 : 100 : 1. The a-Si:H islands and gate vias were then patterned by reactive ion

etching (RIE) at 100 mTorr and power density of 140 mW/cm<sup>2</sup>, with SF<sub>6</sub> : CCl<sub>2</sub>F<sub>2</sub> = 6 : 2 for the a-Si:H, and CF<sub>4</sub> : O<sub>2</sub> = 7 : 1 for the gate vias. Next, 300 nm Al was deposited by thermal evaporation and patterned to form the source-drain and interconnects, completing the a-Si:H TFTs.

After TFT characterization a 200-nm layer of SiN<sub>x</sub> was deposited from SiH<sub>4</sub> : NH<sub>3</sub> = 1 : 9 at 200 °C to passivate the backplane. Vias were then etched using CF<sub>4</sub> : O<sub>2</sub> = 7 : 1 at 100 mTorr and 100 nm Al was sputtered to serve as an electrode layer to the bottom of the EP film. After patterning this electrode into pixels, an E-Ink electrophoretic foil [9] was laminated onto the backplane to complete the display. Fig. 2(b) shows an optical micrograph of a completed pixel.

## III. RESULTS

At the end of the TFT process, marks positioned at the corners of a 1.7 cm × 1.6 cm rectangle were aligned within the resolution of the optical microscope of ~ 1 μm. This observation suggests that the plastic substrate did not deform substantially during the TFT fabrication. Most of the misalignment is due to the CTE mismatch between the substrate and the SiN<sub>x</sub> gate dielectric [10]. The differences in CTE between the a-Si and SiN<sub>x</sub> are negligible since they are both between 2–3 ppm/°C.

Characterization of the TFTs and pixel circuits was performed using an HP4155A parameter analyzer. The TFTs were measured within the pixels by contacting the storage node at  $C_s$  and the external leads, to ascertain that the interconnects were operating properly. The transfer characteristic for an a-Si:H TFT is shown in Fig. 3(a) for drain-to-source voltages ( $V_{DS}$ ) of 100 mV and 10 V. The TFTs had  $V_T = 4$  V, saturation electron mobility  $\mu_{sat} = 0.5 \text{ cm}^2/\text{V} \cdot \text{s}$ , sub-threshold slope  $S = 500 \text{ mV/dec}$ , ON-OFF current ratio  $I_{ON}/I_{OFF} > 1 \times 10^6$ , and OFF currents between 1 pA and 10 pA. The output characteristic for gate-to-source voltages ( $V_{GS}$ ) from 0 to 25 V in 5 V steps is plotted in Fig. 3(b).

The principal motivation for fabricating a-Si:H TFT backplanes on clear plastic at high deposition temperatures is to increase the TFT stability under gate bias. The stability of the a-Si:H TFTs under constant gate bias stress was measured at room temperature by grounding source and drain, and biasing the gate at fixed voltages ranging from 10 to 40 V. The stress time was 600 s for each gate bias voltage and the tests were performed at room temperature [3], [11]. After each bias step the a-Si:H TFT was evaluated and the threshold voltage was

<sup>1</sup>Cyantek Corporation Inc., Fremont, CA 94539, USA.




Fig. 3. (a) Transfer characteristic for an a-Si:H TFT for drain to source voltages of 100 mV and 10 V. The gate currents are also plotted. (b) Output characteristic for gate voltages of 0 to 25 V in 5-V steps.

measured. The changes in threshold voltage ( $\Delta V_T$ ) are plotted versus the applied stress field in Fig. 4. The plot also contains reference data for a-Si:H TFTs on glass deposited at 150 °C by our group, and on glass at 350 °C [11]. It is evident that a-Si:H TFTs made at 200 °C are more stable than those made at 150 °C, and that the deposition temperature should be pushed even higher.

The pixels were characterized before lamination of the EP foil by measuring the storage node voltage at  $C_s$ , while sweeping the select line from 0 to 35 V for data voltages 0, 15, and 30 V. Fig. 5 shows the storage node voltage on the aluminum electrode [storage node  $V_{EP}$  in Fig. 2(a)] versus select voltage and data voltage prior to EP lamination. The voltage across the EP is 15 V minus the storage node voltage. After EP lamination the select line was swept from 0 to 35 V and the data line was swept from 0 to 30 V. A data voltage of 0 V equals +15 V on the top of the EP (ITO) and displays a “white”; 15-V data biases the EP to 0 V and is used as a “hold”; 30 V biases the EP to −15 V, which displays a “black.” A contrast ratio of 1:8 was measured using a luminance meter.

An important characteristic of a TFT backplane is the decay time of the pixel voltage caused by the OFF current of the TFT. Transient measurements were performed on individual pixels to ensure proper active-matrix operation. To avoid the loading of the oscilloscope, an OpAmp buffer was used to measure the




Fig. 4. Change in threshold voltage versus gate stress field. Two sets of data for 150 °C and 350 °C [11] TFTs on glass are given for comparison.




Fig. 5. (a) EP voltage versus select voltage for three data voltages of 0 V, 15, and 30 V. (b) Corresponding optical micrographs of 8 × 8 arrays displaying “white” and “black”.




Fig. 6. Transient EP voltage measurement for 16-ms frame time and 26 ms  $V_{DATA}$  width for (a)  $V_{DATA} = 4$  V and (b)  $V_{DATA} = 25$  V.

storage voltage node in the absence of the EP laminate. Pulse widths for  $V_{SELECT}$  and  $V_{DATA}$  were 16 and 26  $\mu$ s, respectively, with a frame time of 16 ms.  $V_{SELECT}$  was kept between 25 and 30 V and  $V_{DATA}$  was swept from 0 to 30 V. Fig. 6(a) shows  $V_{EP}$  for  $V_{DATA} = 4$  V and Fig. 6(b) for  $V_{DATA} = 25$  V.




Fig. 7. Photograph of a  $32 \times 32$  display (a) “black” and (b) “white,” and an  $8 \times 8$  display (c) “black” and (d) “white.”

The pixel circuit maintains the  $V_{EP}$  over the 16-ms frame time within 200 mV. This is more than sufficient for an EP display.

The entire  $8 \times 8$  and  $32 \times 32$  arrays were switched on and off to examine yields. Fig. 7(a) and (b) show the  $32 \times 32$  display in “black” and “white”, respectively. Some defective pixels are evident. These result from point defects in the substrate, which cause breaks in narrow metal interconnect lines, rather than inadequate lamination. Fig. 7(c) and (d) shows an  $8 \times 8$  display which has no defects.

#### IV. CONCLUSION

We fabricated a-Si:H TFT pixel backplanes on clear plastic substrates at a deposition temperature of  $200^{\circ}\text{C}$ . The TFTs made at  $200^{\circ}\text{C}$  are more stable under gate bias stress than TFTs made at  $150^{\circ}\text{C}$  and the substrate was dimensionally stable at this temperature. The backplanes were tested by lamination to electrophoretic frontplanes. Our results highlight the desirability of high process temperature on plastic substrates.

#### REFERENCES

- [1] C.-S. Yang, L. L. Smith, C. B. Arthur, and G. N. Parsons, “Stability of low-temperature amorphous silicon thin film transistors formed on glass and transparent plastic substrates,” *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 18, no. 2, pp. 683–689, 2000.
- [2] H. Gleskova, S. Wagner, V. Gašparík, and P. Kováč, “ $150^{\circ}\text{C}$  amorphous silicon thin-film transistor technology for polyimide substrates,” *J. Electrochem. Soc.*, vol. 148, no. 7, pp. G370–G374, 2001.
- [3] K. Long, A. Z. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and J. C. Sturm, “Stability of amorphous-silicon TFTs deposited on clear plastic substrates at  $250^{\circ}\text{C}$  to  $280^{\circ}\text{C}$ ,” *IEEE Electron Device Lett.*, vol. 27, no. 2, pp. 111–113, 2006.
- [4] K. Long, I.-C. Cheng, A. Z. Kattamis, H. Gleskova, S. Wagner, and J. C. Sturm, “Amorphous-silicon thin film transistors made at  $280^{\circ}\text{C}$  on clear plastic substrates by interfacial stress engineering,” *J. Soc. Inf. Display*, vol. ???, pp. 167–176, 2006.
- [5] Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates, and M. McCreary, “Electronic paper: Flexible active-matrix electronic ink display,” *Nature*, vol. 423, p. 136, 2003.
- [6] H. Takao, M. Miyasaka, H. Kawai, H. Hara, A. Miyazaki, T. Kodaira, S. W. B. Tam, S. Inoue, and T. Shimoda, “Flexible semiconductor devices: Fingerprint sensor and electrophoretic display,” in *Proc. 34th Eur. Solid-State Device Research Conf.*, 2004, pp. 309–312.
- [7] S. Inoue, H. Kawai, S. Kanbe, T. Saeki, and T. Shimoda, “High-resolution microencapsulated electrophoretic display (EPD) driven by poly-si TFTs with four-level grayscale,” *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1532–1539, Sept. 2002.

- [8] G. H. Gelinck, H. Edzer, A. Huitema, E. V. Veenendaal, E. van Cantatore, L. Schrijnemakers, J. B. P. H. van Der Putten, T. C. T. Geuns, M. Beenhakkers, J. B. Giesbers, B.-H. Huisman, E. J. Meijer, E. M. Benito, F. J. Touwslager, A. W. Marsman, B. J. E. van Rens, and D. M. De Leeuw, “Flexible active-matrix displays and shift registers based on solution-processed organic transistors,” *Nature Mater.*, vol. 3, pp. 106–110, 2004.
- [9] E-Ink Corporation. Cambridge, MA [Online]. Available: [www.eink.com](http://www.eink.com)
- [10] I.-C. Cheng, A. Kattamis, K. Long, J. C. Sturm, and S. Wagner, “Stress control for overlay registration in a-Si:H TFTs on flexible organic-polymer-foil substrates,” *J. Soc. Inf. Display*, vol. 13, no. 7, pp. 563–568, 2005.
- [11] F. R. Libsch and J. Kanicki, “Bias-stress-induced stretched-exponential time dependence of charge injection and trapping in amorphous silicon thin-film transistors,” *Appl. Phys. Lett.*, vol. 62, no. 11, pp. 1286–1288, 1993.




**Alex Z. Kattamis** received the B.S.E. degree from the Electrical and Computer Engineering Department at the University of Connecticut, Storrs, in 2002, the M.A. degree in electrical engineering from Princeton University, Princeton, NJ, in 2004, where he is currently working toward the Ph.D. degree in the electrical engineering. His focus is on silicon thin-film transistors backplanes on flexible steel and polymer substrates.



**I-Chun Cheng** received the B.S. and M.S. degrees in mechanical engineering at National Taiwan University, Taiwan, R.O.C., in 1996 and 1998, respectively, and the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, in 2004.

Following his Ph.D. degree, he joined the research staff at Princeton University. She has primarily worked in the field of flexible large-area electronics.



**Ke Long** received the B.S. and M.S. degrees in electronics from Peking University, Beijing, China, in 1992 and 1995, respectively, and the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, in 2006.

She is currently an assistant research engineer with the Flexible Display Center at Arizona State University, Tempe. Her research interests include thin-film transistors on flexible substrates for display application, flexible AMOLED on plastic substrates, and three-color OLED integration by printing.



**Bahman Hekmatshoar** received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Tehran, Tehran, Iran, in 2002 and 2004, respectively. He is currently working toward the Ph.D. degree in the Electrical Engineering Department at Princeton University, Princeton, NJ. His research focus is on thin-film transistor backplanes on flexible plastic substrates.



**Kunigunde H. Cherenack** received the B.S.E. and M.Sc. degrees from the Electrical and Computer Engineering Department, University of Stellenbosch, South Africa, in 2000 and 2002, respectively. She has also received the M.A. degree in electrical engineering from Princeton University, Princeton, NJ, in 2006, and where she is currently working toward the Ph.D. degree electrical engineering, where she focuses on high temperature amorphous silicon thin-film transistor processing technologies on flexible polymer substrates.



**Sigurd Wagner** was born and raised in Austria. He received the Ph.D. degree from the University of Vienna, Vienna, Austria, in 1968.

He was a Postdoctoral Fellow at Ohio State University, Columbus, a Member of the Technical Staff of the Bell Telephone Laboratories, Chief of the Photovoltaic Research Branch of the Solar Energy Research Institute, and since 1980, Professor of Electrical Engineering at Princeton University, Princeton, NJ. He is developing technology for flexible large-area electronics, electrotextiles, and elastic electronic skin. His research is focused on: 1) flexible backplanes using amorphous, nanocrystalline, and microcrystalline silicon on plastic and steel foil; 2) the interdependence of electrical and mechanical properties in film-on-foil electronics when rolled, conformally shaped or stretched; and 3) functional cells for large area electronics and microfluidics, including displays, multifunctional materials, electrotexiles, and sensor skin.



**James C. Sturm** received the B.S.E. degree in electrical engineering and engineering physics from Princeton University, Princeton, NJ, and the M.S.E. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1981 and 1985, respectively.

He joined the faculty of Princeton University in 1986, where he is currently a Professor of Electrical Engineering and the PRISM Director. His previous experience includes his work at Intel Corporation as microprocessor design engineer as well as Siemens, Munich, Germany. He has worked in the fields of silicon-based heterojunctions, three-dimensional integration, silicon-on-insulator, optical interconnects, TFT's, and organic light emitting diodes. His current research interests include silicon-germanium-carbon and related heterojunctions on silicon, SOI, and 3-D integration, large-area electronics, flat panel displays, organic semiconductors, and the nanotechnology-biology interface.

Prof. Sturm is a Fellow of IEEE and a member of the American Physical Society, and the Materials Research Society. Formerly, he was a National Science Foundation Presidential Young Investigator. In 1994–1995, he was a von Humboldt Fellow at the Institut Für Halbleitertechnik at the University of Stuttgart, Germany. He has won ten awards for teaching excellence from both Princeton University and the Keck Foundation, and in 2004 received the President's Distinguished Teaching Award at Princeton. In 1996 and 1997 he was the technical program chair and general chair of the IEEE Device Research Conference, for

which is now a charter trustee. He served on the organizing committee of IEDM (1988–1992 and 1997–1999), having chaired both the solid-state device and detectors/sensors/displays committees. In 2005, he was named the William and Edna Macaleer Professor of Engineering and Applied Science. He also has been a symposium organizer for the Materials Research Society and on the SOS/SOI, EMC, and several other conference committees; he is the organizing chair for ISTDM 2006.



**Sameer M. Venugopal** was born in Bangalore, India, in 1978. He received the B.S. degree from BMS College of Engineering, Bangalore, India, in 2000, and the M.S.E. degree from Arizona State University, Tempe, in 2004, both in electrical engineering. He is currently working towards the Ph.D. in the Department of Electrical Engineering at Arizona State University.

His research interests include integrated gate and source drivers for reflective displays and digital circuits fabricated in amorphous silicon technology on flexible substrates.

**Douglas E. Loy** received the B.A. degree in chemistry physics from Kean University, Union, NJ, in 1992 and the Ph.D. degree in chemistry from the University of Southern California, Los Angeles, in 2000.

He is currently Technology Integration Manager at the Flexible Display Center at Arizona State University, Tempe. His responsibilities at the Flexible Display Center include development and management of new material systems, including adhesives, planarizing layers and low-*k* dielectrics, for flexible display prototypes.

**Shawn M. O'Rourke** received the B.S. degree in ceramic engineering science from Alfred University, Alfred, NY, in 1993, the M.S. degree in materials science from the University of Washington, Seattle, in 1996, and the M.B.A. degree in technology management from Arizona State University, Tempe, in 2005.

He is currently Director of Operations at the Flexible Display Center at Arizona State University, Tempe. His responsibilities at the Flexible Display Center include oversight of engineering, manufacturing development and 6-inch and GEN 2 pilot line programs.



**David R. Allee** received the B.S. degree from the University of Cincinnati, in 1984, and the M.S. and Ph.D. degrees from Stanford University, Stanford, CA, in 1986 and 1990, respectively, all in electrical engineering.

He was a Postdoctoral Fellow at the University of Cambridge, Cambridge, U.K., in 1990–1991. While at Stanford University, and as a Research Associate at Cambridge University, he fabricated scaled field effect transistors with ultra-short gate lengths using custom e-beam lithography. He also invented several ultra-high resolution lithography techniques including direct e-beam irradiation of SiO<sub>2</sub>, and nanometer scale patterning of various organic and inorganic films with scanning tunneling lithography (Arizona State University, Tempe). Since joining Arizona State University, his primary focus has been on mixed signal integrated circuit design. As a founding member of the NSF Center for Low Power Electronics and the Whitaker Center for Neuromechanical Control, he has designed several custom analog to digital converters and telemetry ICs. He is currently director of research for backplane electronics for the Flexible Display Center at Arizona State University (flexdisplay.asu.edu), and he is investigating a variety of flexible electronics applications. He has been a regular consultant with several semiconductor industries on low voltage, low power mixed signal circuit design. He has coauthored over 40 archival scientific publications and 3 U.S. patents.