

# Self-Aligned Amorphous Silicon Thin-Film Transistors Fabricated on Clear Plastic at 300 °C

K. H. Cherenack, *Member, IEEE*, B. Hekmatshoar, James C. Sturm, *Fellow, IEEE*, and Sigurd Wagner, *Fellow, IEEE*

**Abstract**—We fabricated back-channel-cut and back-channel-passivated hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs) on clear-plastic (CP) foil substrates using a silicon nitride ( $\text{SiN}_x$ ) deposition temperature of 300 °C. The TFTs were fabricated on CP and are as stable under high gate bias as TFTs made on glass substrates. A self-alignment technique was developed to align the channel passivation, the a-Si:H island, and the source/drain (S/D) terminals to the gate. Self-alignment allowed us to fabricate discrete TFTs across  $7 \times 7 \text{ cm}^2$  of a free-standing sheet of CP foil to reduce the TFT channel length  $L$  to 3  $\mu\text{m}$  and reduce the S/D overlap with the gate  $L_{\text{SD}}$  to  $\sim 1 \mu\text{m}$ . To test the self-alignment techniques, we fabricated ring oscillators on the CP substrates. These results show that it is possible to fabricate state-of-the-art self-aligned a-Si:H TFTs and TFT circuits on plastic substrates.

**Index Terms**—Amorphous silicon (a-Si:H) thin-film transistors (TFTs), flexible electronics, self-alignment.

## I. INTRODUCTION

DISPLAY BACKPLANES based on amorphous silicon (a-Si:H) thin-film transistors (TFTs) are routinely fabricated on rigid-glass substrates. Backplanes fabricated on flexible substrates are expected to find new applications and could be more rugged, lightweight, and cheaper if fabricated using a roll-to-roll process [1]. Desirable flexible-substrate properties include the ability to withstand high processing temperatures (i.e., that have a high glass transition temperature or  $T_g$ ), a low coefficient of thermal expansion (CTE), and a smooth surface. Both plastic [2]–[4] and steel foil [5], [6] have been used as substrates for successful a-Si:H TFT fabrication processes. Commonly used commercial clear plastics (CPs) generally have low CTE values but suffer from low glass transition temperatures—for example, polyethylene naphthalate has a  $T_g$  of 120 °C and a CTE of 13 ppm/°C, and polyethylene terephthalate has a  $T_g$  of 70 °C–110 °C and a CTE of 15 ppm/°C. In comparison, steel foil is attractive for flexible-display applications due to its high melting point ( $T_g = 1400 \text{ °C}$ ) and low CTE of  $\sim 18 \text{ ppm/°C}$  [7]. However, untreated steel foil has a high surface roughness of  $> 1000 \text{ nm}$  as rolled and needs to be coated

with a thick passivation layer to achieve a smooth surface [6]. A key advantage to using CP substrates instead of steel foil is that certain flexible displays (for example, transmissive displays [8] and bottom-emitting organic light-emitting displays [9]) require substrates to be optically transparent. Our collaborators have developed CP substrates with a CTE of  $< 10 \text{ ppm/°C}$ ,  $T_g > 300 \text{ °C}$ , and a surface roughness of around 14 nm [3]–[5]. These material properties make our clear substrates competitive with steel foil, and they are highly promising as substrates to fabricate high-performance a-Si:H TFT circuits.

To fabricate flexible displays on CP substrates while still achieving a display performance equivalent to that of devices fabricated on commercially available rigid glass substrates, it is necessary to fabricate functional display pixels, including state-of-the-art a-Si:H TFTs [10]. However, the fabrication of functional a-Si:H TFTs on plastic substrates, particularly over large surface areas, is more challenging than on glass substrates. Fabricating a-Si:H TFTs on CP substrates that achieve a “glasslike” electrical stability [11] is even more challenging. In this paper, we address the challenges in fabricating flexible displays on CP substrates and demonstrate our process by fabricating functional TFT circuits across the entire  $7 \times 7 \text{ cm}^2$  working area of our flexible plastic substrate by using self-alignment between the device layers.

Stable a-Si:H TFTs are fabricated commercially using plasma-enhanced chemical vapor deposition (PE-CVD). The a-Si:H and  $n^+$  doped a-Si:H (which are replaced by  $n^+ \text{ nc-Si:H}$  in our devices) device layers are deposited at an optimal deposition temperature  $T_{\text{deposition}} = 250 \text{ °C}$  [12] and the  $\text{SiN}_x$  gate dielectric layer at  $T_{\text{deposition}} = 300 \text{ °C}$ – $350 \text{ °C}$  [13]. However, to accommodate the low process temperatures of commercial clear polymers [14], the trend has been to reduce  $T_{\text{deposition}}$  to as low as 75 °C [15]. While the stability of TFTs fabricated using a-Si:H and  $\text{SiN}_x$  layers deposited at 150 °C has been improved [16], the work carried out by our group indicates that a deposition temperature above 250 °C [17] as well as high RF deposition power during PE-CVD deposition of the  $\text{SiN}_x$  layer [18] are required to achieve glasslike TFT stability under high gate bias. The high-field stability is determined by electron injection into the gate nitride, which is reduced when the  $\text{SiN}_x$  is deposited at high temperature and RF power. The TFT stability at low gate field is determined by defect creation in the a-Si:H channel, which is kept low by depositing the a-Si:H layer at 250 °C and with hydrogen dilution growth [3].

Depositing device layers at such high temperatures introduces large and varying mechanical strains into the substrate/device-layer composite structure [19], [20]. Therefore, when using standard photolithography to align the device

Manuscript received November 11, 2009; revised June 16, 2010; accepted June 18, 2010. Date of publication July 29, 2010; date of current version September 22, 2010. The review of this paper was arranged by Editor J. Woo.

K. H. Cherenack is with the Textile Group Wearable Computing Laboratory, Institute for Electronics, Swiss Federal Institute of Technology, 8092 Zurich, Switzerland.

B. Hekmatshoar, J. C. Sturm, and S. Wagner are with the Department of Electrical Engineering, Princeton University, Princeton, NJ 08544 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2010.2056132

layers, it becomes impossible to fabricate functional TFTs over the entire plastic substrate. To obtain functional devices over the entire surface area, one needs to implement one of the following methods: 1) control the strain by adjusting the stress in certain device layers [19]—however, stress design for the entire backplane has not yet been developed; 2) temporarily bond the substrate to a rigid carrier [21]; 3) design photolithography masks with very large tolerances; or 4) implement self-alignment methods between critical device layers [22]–[29]. The alignment of layers patterned by self-alignment is not affected by the strain developed during layer deposition. To prepare for future roll-to-roll processing, we investigate self-alignment as a tool for fabricating functional TFTs over the entire surface area of our CP substrate.

Self-alignment is a broad term covering various methods used to align device layers *in lieu* of standard photolithography. The distinguishing feature of self-alignment methods is that they resort to a previously patterned layer as a mask to pattern a subsequent device layer. This is in contrast to a standard photolithographic process, where patterns are transferred from a succession of glass masks to the top device layer. Usually, the device layers that act as “masks” in self-alignment processes are opaque metal layers, such as the patterned gate electrodes. Self-alignment processes that have been attracting attention include ion implantation followed by laser annealing to form the source/drain (S/D) contacts [24], chromium silicide formation [25], and exposure of the photoresist from the backside to pattern TFTs on glass [26]–[28] and CP [29].

The method described in [29] aligns the channel passivation to the gate electrode of a-Si:H TFTs; however, this is only one of the overlaps that is critical for fabricating functional back-channel-passivated TFTs over the entire substrate surface. Equally critical is the overlap between the S/D electrodes and the gate electrode. Therefore, we adapted the self-alignment method of [29] to also align the S/D electrodes to the gate electrode. Finally, in an effort to self-align as many device layers as possible to the gate electrode, we also self-aligned the a-Si:H island to the gate electrode.

In the following sections, we describe the fabrication methods that were developed to fabricate standard a-Si:H TFTs (without self-alignment), self-aligned TFTs, and ring oscillators. Results are evaluated as follows: Individual TFTs are evaluated by measuring their current–voltage characteristics and extracting the electron field-effect mobility and high-field electrical stability. The alignment that can be achieved between various device layers using standard (nonself-aligned) and self-aligned TFT fabrication methods is evaluated by comparing the TFT yield over the substrate surface for each respective method. Finally, we evaluate ring oscillators fabricated using standard and self-aligned TFTs and evaluate them by measuring propagation delay and power consumption per oscillator stage.

## II. DEVICE FABRICATION

### A. Substrate Choice

The choice of flexible substrate is important for developing a successful high-temperature self-aligned a-Si:H TFT fabrica-




Fig. 1. a-Si:H TFT configurations: (a) Back-channel cut. (b) Back-channel passivated.

tion process. The most important substrate property required to develop a high-temperature process is an ability to withstand the maximum processing temperature, which, in our work, is 300 °C during SiN<sub>x</sub> deposition. This means that the temperature at which the substrate softens, known as the glass transition temperature  $T_g$ , needs to be higher than 300 °C. The higher the  $T_{\text{deposition}}$  is, the more important it becomes to have a substrate with a low CTE to minimize the thermal strain that develops in the inorganic device layers deposited on the plastic substrate [19], [20]. Finally, an essential requirement for implementing backside self-alignment is the ability to expose the photoresist through the substrate [29]—therefore, we require an optically CP. In our work we used a 7.5 cm × 7.5 cm optically CP substrate designed to have a CTE of < 10 ppm/°C and  $T_g > 300$  °C. The mask area was 7.0 cm × 7.0 cm. All substrates were processed as free-standing foils held loosely in a frame [30]. During photolithography, the substrates were temporarily bonded to a glass backing slide using a thin film of deionized (DI) water.

### B. Standard TFT Fabrication Process

We fabricated a-Si:H TFTs in both the back-channel-cut—Fig. 1(a)—and the back-channel-passivated—Fig. 1(b)—geometries, using both standard photolithography and self-alignment between various device layers. In this paper, we classify the fabrication processes by the maximum temperature that the substrate is exposed to. Therefore, referring to a 300 °C fabrication process implies a SiN<sub>x</sub> deposition temperature  $T_{\text{deposition}}$  of 300 °C. While a 350 °C fabrication process was explored for making TFTs [31], a maximum deposition temperature of 300 °C was used in all fabrication processes reported in this paper. The details of our standard TFT fabrication process on CP, including substrate preparation and special loading techniques, are described in [32]. In both back-channel-cut and back-channel-passivated TFT fabrication, the gate electrode and S/D electrodes consist of trilayers of Cr/Al/Cr that are 15-/50-/15-nm thick.

The TFT stack of back-channel-etched TFTs consists of a 300-nm-thick  $\text{SiN}_x$  layer, a 200-nm-thick a-Si:H active layer, and a 30-nm-thick  $n^+$  doped nc-Si:H layer deposited using PE-CVD. For TFTs with a back-channel-passivated TFT geometry, an additional 150-nm-thick  $\text{SiN}_x$  passivation layer was deposited immediately following the a-Si:H active-layer deposition.

### C. Self-Aligned TFT Fabrication Process

We developed three separate self-alignment steps: SA1) self-alignment between the gate electrode and the channel passivation; SA2) self-alignment between the gate electrode and the S/D electrodes; and SA3) self-alignment between the gate electrode and the a-Si:H island. To develop the self-alignment process, we measured the transmission of UV light through the CP substrate and the TFT layers. We selected the 405-nm mercury line in our mask aligner for photolithographic exposure because the transmittance of our CP substrates is  $\sim 15\%$  at 405 nm [29]. While the optical absorption of  $\text{SiN}_x$  at 405 nm is relatively small, a-Si:H strongly absorbs in this region. The measured transmittance of 405-nm UV light through our CP substrate coated with a 20-nm-thick a-Si:H layer is 0.02% and drops to  $\sim 0.005\%$  for a 40-nm-thick a-Si:H layer. To keep the exposure time for the self-alignment step reasonably short, we chose an a-Si:H channel layer thickness of 25 nm for all of our self-aligned TFT processes. Fig. 2 shows the schematics of the self-aligned back-channel-passivated TFT at various stages during fabrication. The details of the process are described in the following paragraphs.

We first deposit  $\text{SiN}_x$  barrier layers on both sides of a CP substrate (step 1). Then, a metal trilayer of 15-/50-/15-nm Cr/Al/Cr is deposited using thermal evaporation (step 2) and patterned with mask 1 to form the gate electrodes (step 3). Next, the TFT stack is deposited (step 4). At this point, the first self-alignment step SA1, described in [23], aligns the  $\text{SiN}_x$  channel-passivation layer to the gate electrode (steps 5–6). During SA1 self-alignment, the sample is spin coated with a layer of hexamethyldisilazane (HMDS) and AZ5214E photoresist. Then, we load the substrate into the mask aligner facing downwards and expose the photoresist through the back of the substrate using a mask-aligner power density of  $3.5 \text{ mW/cm}^2$  for approximately 10 min. In this step, the bottom-gate metal layer acts as a mask to block UV light from reaching the photoresist directly above the gate, and this acts to self-align the photoresist that will subsequently be used to pattern the top  $\text{SiN}_x$  layer (i.e., the channel passivation) to the gate. After photoresist exposure and standard development, the top  $\text{SiN}_x$  layer is now wet etched in buffered oxide etch ( $\text{BOE} = \text{HF}:\text{NH}_4\text{F}:\text{H}_2\text{O}$ ) for 50 s. By slightly overetching the top  $\text{SiN}_x$  layer, the required gap between the edge of the gate and the edge of the channel passivation is achieved. Following this step, the sample surface is cleaned using piranha etch (3:1  $\text{H}_2\text{SO}_4 : \text{H}_2\text{O}_2$ ) and a short dip in BOE diluted 1:100 with DI water. This ensures a clean interface between the exposed a-Si:H channel layer and the  $n^+$  nc-Si:H layer that is subsequently deposited using PE-CVD (step 7). Fig. 2(a) shows a cross section of the workpiece at this point during fabrication.




Fig. 2. Schematic of self-aligned back-channel-passivated a-Si:H TFT at various stages during the fabrication process: (a) After SA-1 self-alignment and deposition of the  $n^+$  nc-Si layer. (b) After patterning the photoresist stripe above the gate electrode (see text) and deposition of the S/D electrode metal. (c) After lift-off to complete the SA-2 self-alignment. (d) Finished self-aligned TFT.

Next, the sample is unloaded from the PE-CVD system for the second self-alignment step SA2. A stripe of photoresist is patterned above the TFT gate electrode in the channel region using a combination of standard photolithography and self-alignment as described next. Then, a blanket S/D metal layer is deposited, and the photoresist is removed from the channel region by lift-off. This removes the S/D metal in the TFT channel region, effectively self-aligning the edges of the S/D electrodes in the TFT channel to the gate. To achieve an S/D metal overlap with the gate electrode  $L_{SD}$ , we pattern the photoresist stripe so that the edge of the photoresist stripe lies within the edge of the gate metal, as shown in Fig. 3. Following lift-off to remove the necessary S/D metal in the channel region, standard photolithography is used to pattern the remaining metal to form the S/D electrodes. In this step, we use a mask in which the pattern defining the S/D metal electrodes is connected across the channel (i.e., the S/D contacts are short circuited in the mask layout).

The detailed procedure for patterning the photoresist stripe over the TFT gate is as follows: We mount the substrate on a glass slide with a film of DI water and coat it with HMDS adhesion promoter and AZ5214 photoresist. Then, we prebake the substrate on a hotplate at  $110^\circ\text{C}$  for 90 s. Next, we use mask 2 (containing the pattern of the TFT a-Si:H islands for the standard TFT fabrication process) to expose the photoresist




Fig. 3. Close-up of the TFT channel region after step 8 of the self-alignment process (see text) showing the photoresist stripe patterned over the gate. The gate electrode is  $38\ \mu\text{m}$  long, while the photoresist stripe is  $40\ \mu\text{m}$  long. The  $L_{SD}$  of  $1\ \mu\text{m}$  ensures sufficient overlap of the S/D layers with the gate electrode.




Fig. 4. Schematic for positioning the substrate for step 8 of the self-alignment process (see text).

everywhere except for large squares covering the TFT channel region. After unloading the mask, the substrate (still attached to the glass backing slide) is then loaded facing downwards into the mask aligner at an  $8^\circ$  angle. The angle is set by placing a stack of microscope slides underneath one edge of the glass backing slide as shown in Fig. 4. The loaded substrate is now exposed to 405-nm UV radiation for 12 min using a power density of  $3.5\ \text{mW}/\text{cm}^2$ . Then, the substrate is rotated by  $90^\circ$  (still facing downwards) and is again exposed for 12 min. The substrate exposure and rotation are carried out four times in total, giving a total exposure time of 48 min. Had we not loaded the substrate at an angle, the backside exposure would only have resulted in exposure of all photoresist areas not protected by the bottom-gate metal. However, when the substrate is loaded at an angle, we also expose a thin stripe of photoresist lying directly inside the outer edge of the gate metal. This is essential for creating sufficient S/D electrode overlap with the gate electrode. By adjusting the loading angle, we adjust the S/D overlap  $L_{SD}$ . A larger angle results in a larger  $L_{SD}$ . For the conditions stated previously, we routinely achieve  $L_{SD} \approx 1\ \mu\text{m}$ .

After the backside exposure, the substrate is unloaded, removed from the glass backing slide, and developed in AZ300 for 40 to 60 s to define a photoresist stripe over the channel region (step 8). Next, the substrate is dipped in BOE mixed with DI water (1:100) for 2 to 4 s, followed by the deposition of 10-/50-/10-nm Cr/Al/Cr by thermal evaporation (step 9). Fig. 2(b) shows the schematic of the workpiece at this point during fabrication.

We next remove the photoresist from the channel region via lift-off by sonicating the substrate in isopropanol for 20 min (step 10). Any photoresist remnants in the channel are then removed by soaking the substrate in AZ400 developer for about 10 s while rubbing the surface gently with cotton q-tips, followed by oxygen-plasma descumming. Next, standard photolithography with mask 2 and wet etching of the remaining S/D metal are used to define the outline of the S/D terminals (step 11). This completes the second self-alignment step SA2.

For SA3 self-alignment, we make use of the fact that the a-Si:H material in the channel region is covered with photoresist after developing the mask 3 pattern during step 11. Therefore, prior to stripping this photoresist pattern, we use reactive ion etching (RIE) to remove the exposed  $n^+$  a-Si:H material (step 12), which effectively self-aligns the a-Si:H active layer to the gate electrode. Fig. 2(c) shows the schematic of the workpiece at this point during fabrication.

We then strip the photoresist and continue with standard photolithography using mask 4 and RIE to open the gate via holes over the gate pads (step 13). This completes the TFT fabrication process with self-alignment. Fig. 2(d) shows the schematic of the finished back-channel-passivated TFTs. We used self-alignment to pattern the channel passivation, the S/D electrodes, and the a-Si:H islands. In each case, the layers being patterned are self-aligned with respect to the gate electrode.

To study the TFT properties in circuits, we fabricated inverters and ring oscillators using both the standard and the self-aligned fabrication processes. In the active load inverter made of two n-channel a-Si:H TFTs, the gate and drain of the top (load or pull up) TFT is connected to the power supply voltage  $V_{DD}$ , and the bottom TFT is the driver TFT. We fabricated five- and seven-stage ring oscillators with  $\beta = 10$ , where  $\beta$  is defined in terms of the channel width ( $W$ ) and the channel length ( $L$ ) as  $\beta = (W_{DRIVER}/L_{DRIVER})/(W_{LOAD}/L_{LOAD})$  [33]. We fabricated the following runs of five and seven-stage ring oscillators: 1) back-channel-cut nonself-aligned TFTs on glass and CP ( $L = 20\ \mu\text{m}$ ,  $L_{SD} = 10\ \mu\text{m}$ ); 2) back-channel-passivated TFTs, self-aligning the channel passivation to the gate, on CP ( $L = 20\ \mu\text{m}$ ,  $L_{SD} = 10\ \mu\text{m}$ ); 3) back-channel-cut nonself-aligned TFTs on glass and CP ( $L = 10\ \mu\text{m}$ ,  $L_{SD} = 15\ \mu\text{m}$ ); and 4) back-channel-passivated TFTs with the S/D terminals, the channel passivation, and the a-Si:H layer self-aligned to the gate on CP ( $L = 38\ \mu\text{m}$ ,  $L_{SD} = 1\ \mu\text{m}$ ).

In ring oscillators, the common node of the TFTs of one inverter (i.e., the connected S/D electrodes) is connected to the gate of the driver TFT of the following inverter. Connecting the gate electrode of one TFT to the S/D electrodes of another TFT requires interconnections between the bottom (gate) and top (S/D) metal layers. To achieve this, we modified our TFT fabrication process steps by etching via holes through the  $\text{SiN}_x$  gate dielectric (to expose the gate metal) prior to depositing the second metal layer during SA2 self-alignment (step 9). The interconnects are included in mask 2 and are patterned during step 11. To ensure sufficient via coverage and therefore, an electrical connection between the top and bottom metal layers, we increased the thickness of the Al layer in the usual Cr/Al/Cr trilayer used for S/D electrode fabrication from 50 nm to 250 nm.

### III. EVALUATION TECHNIQUES AND INSTRUMENTATION

We evaluated our fabrication processes by measuring the degree of misalignment between device layers and TFT yield over the working area. Misalignment between two different TFT layers is defined as  $\Delta \equiv 10^6 \times d/\lambda$  (ppm). Here,  $d$  is the local misalignment between the two layers measured at a specific reference point, and  $\lambda$  is the distance from the center of the substrate to the reference point. The TFT yield  $Y_{\text{TFT}}$  is defined as the ratio of functional TFTs  $T_{\text{WORK}}$  to the total number of TFTs fabricated across the working area  $T_{\text{TOTAL}}$ . It is defined as follows:  $Y_{\text{TFT}} = T_{\text{WORK}}/T_{\text{TOTAL}} \times 100(\%)$ .

We evaluated the electrical performance of our TFTs by measuring their transfer characteristics ( $I_{\text{DS}}$  versus  $V_{\text{DS}}$ ) with an HP4155A parameter analyzer and extracting the TFT parameters. Transfer characteristics were measured by sweeping  $V_{\text{GS}}$  after setting  $V_{\text{DS}}$  first at 0.1 V and then at 10 V. The measured current between the drain and source electrodes ( $I_{\text{DS}}$ ) and the current between the gate and source electrode ( $I_{\text{GS}}$ ) for both sweeps are plotted on a semilog plot (using the same set of axes). We extracted the following TFT performance parameters from the transfer characteristic by using standard equations to model the TFT current [34]: the threshold voltage ( $V_{\text{TH}}$ ),  $\mu_{\text{eff},e}$  in the linear regime of operation ( $\mu_{\text{LIN}}$ ),  $\mu_{\text{eff},e}$  in the saturation regime of operation ( $\mu_{\text{SAT}}$ ), the  $I_{\text{ON}}/I_{\text{OFF}}$  current ratio, and the subthreshold slope ( $S$ ).

Finally, we measured the performance of our ring oscillators using the HP4155A parameter analyzer to supply power to the oscillator. The output of the ring oscillator (after a buffer inverter stage) was connected to a Tektronix TDS303 oscilloscope.

## IV. RESULTS AND DISCUSSION

### A. TFT Electrical Performance

Previously, we showed that there is no significant difference between the measured transfer curves for a-Si:H TFTs fabricated on glass and plastic or for TFTs fabricated using back-channel cut and back-channel etched geometries [35], [36]. Furthermore, we also showed that the electrical stability of TFTs fabricated on plastic at 300 °C is equivalent to that of devices fabricated on glass. Therefore, our 300 °C fabrication process enables us to fabricate a-Si:H TFTs on plastic substrates that have an equivalent electrical performance to devices fabricated on glass. The transfer characteristic of a self-aligned back-channel-cut TFT with a  $W/L$  of 80  $\mu\text{m}/40 \mu\text{m}$  fabricated on CP at 300 °C, using self-alignment between the channel passivation, the S/D terminals, the a-Si:H island, and the gate, is shown in Fig. 5. TFTs with smaller channel lengths that were fabricated using this self-alignment method had a high  $I_{\text{DS}}$  current in the OFF state. This can be seen in the transfer characteristic for a back-channel-passivated TFT with a  $W/L$  ratio of 360  $\mu\text{m}/5 \mu\text{m}$  that is plotted and shown in Fig. 6. TFTs with a  $W/L$  ratio of 360  $\mu\text{m}/3 \mu\text{m}$  fabricated on CP hardly even turned off. The performance parameters extracted from transfer characteristics of back-channel-cut and back-channel-passivated standard TFTs and the transfer characteristics of self-aligned TFTs plotted in Figs. 5 and 6 are listed in Table I.




Fig. 5. Transfer characteristics of an a-Si:H TFT fabricated at 300 °C on CP using a back-channel-cut geometry and self-alignment.




Fig. 6. Transfer characteristic of a self-aligned a-Si:H TFT fabricated on CP. See text for detail.

TABLE I  
PERFORMANCE PARAMETERS OF a-Si:H TFT  
FABRICATED ON CP AT 300 °C

TFT configuration	Back-channel cut	Back-channel passivated	Back-channel cut	Back-channel passivated
Alignment	standard	standard	self-aligned	self-aligned
W ( $\mu\text{m}$ )/L ( $\mu\text{m}$ )	80/40	80/40	80/40	360/5
Linear mobility $\mu_{\text{LIN}}$ ( $\text{cm}^2/\text{Vs}$ )	1.08	1.09	1.1	0.36
Saturation mobility $\mu_{\text{SAT}}$ ( $\text{cm}^2/\text{Vs}$ )	0.86	0.91	0.92	0.40
Threshold voltage $V_{\text{TH}}$ (V)	1.21	2.25	$\sim 2$	$\sim 2$
Subthreshold slope $S$ (mV/decade)	670	510	500	380*
$I_{\text{ON}}/I_{\text{OFF}}$	$> 10^7$	$> 10^7$	$> 10^7$	0.36

To explain the high OFF currents of self-aligned TFTs with small channel lengths, one can consider similar high OFF currents which have been reported in papers for short-channel a-Si:H TFTs fabricated with thin a-Si:H layers [37]–[42]. These

high OFF currents are believed to be the result of Fermi-level pinning at the front channel of the 25-nm-thick a-Si:H layer. The high OFF currents we experience for self-aligned a-Si:H TFTs are likely a combination of Fermi-level pinning due to the thin 25-nm-thick a-Si:H channel layer and short-channel effects resulting in drain-voltage induced barrier lowering at the drain electrode. Fermi-level pinning at the back channel (the interface between the top SiN<sub>x</sub> channel-passivation layer and the a-Si:H layer) depends on the back-channel defect density. Higher defect densities result in a Fermi level pinned closer to the conduction band and higher OFF currents [43], [44]. The theoretical model derived in [44] suggests that the OFF current for TFTs with a Fermi level pinned 0.6 eV below the conduction-band edge causes high OFF current similar to the effect we see in our short-channel TFTs. For TFTs with channel lengths of less than 6 μm, the drain electric field penetrates sufficiently deep into the a-Si:H channel region to lower the potential barrier at the source electrode, which results in higher OFF currents that increase with increasing V<sub>DS</sub> [45]. To resolve this issue, we need to reduce defects in the back channel of our self-aligned short-channel TFTs during fabrication, possibly by introducing a fine structure to the channel as proposed in [38].

### B. Misalignment

The minimum misalignment that we achieved using conventional photolithography to pattern device layers was obtained by reducing the total stress in the workpiece. This method enabled us to reduce the misalignment between the gate and the S/D layers to  $d = 15 \mu\text{m}$  for  $\lambda = 5 \text{ cm}$  ( $\Delta = 300 \text{ ppm}$ ) [36]. On the  $7.0 \text{ cm} \times 7.0 \text{ cm}$  size mask area, the TFT yield  $Y_{\text{TFT}} = 47.6\%$  for TFTs designed with  $L = 40 \mu\text{m}$  and  $L_{\text{SD}} = 5 \mu\text{m}$ , and  $Y_{\text{TFT}} = 95.2\%$  for TFTs designed with  $L = 40 \mu\text{m}$  and  $L_{\text{SD}} = 10 \mu\text{m}$ . In order to achieve functional TFTs over the entire substrate surface area using standard photolithography and 300 °C deposition temperature, we were forced to design TFTs with minimum channel lengths of  $L = 40 \mu\text{m}$  and  $L_{\text{SD}} \approx 15 \mu\text{m}$ .

In contrast—when implementing self-alignment between the S/D electrodes, the channel passivation, the a-Si:H active layer, and the gate electrode—we were able to reduce the minimum TFT channel length  $L$  from 40 to 3 μm and reduce  $L_{\text{SD}}$  to 1 μm while still achieving functional TFTs over the entire surface area ( $Y_{\text{TFT}} = 100\%$ ). Fig. 7 shows close-up optical micrographs of TFT channel regions where the TFT channel lengths are 5 μm [Fig. 7(a)] and 3 μm [Fig. 7(b)]. These back-channel-passivated TFTs were fabricated on CP using a SiN<sub>x</sub> deposition temperature of 300 °C and the SA1, SA2, and SA3 self-alignment processes that we developed. All self-aligned TFTs had an a-Si:H layer thickness of 25 nm. Fig. 8 shows a small section of the finished workpiece, at a distance of ~5 cm away from the center. The TFT on the right-hand side of the figure is patterned using self-alignment between the gate, the channel passivation, the S/D terminals, and the a-Si:H island layers. It is a back-channel-passivated a-Si:H TFT with  $L = 5 \mu\text{m}$  and  $L_{\text{SD}} = 1 \mu\text{m}$ . In contrast, the alignment mark on the left-hand side of Fig. 10 is patterned without self-alignment. The photoresist stripes patterned during SA2 self-alignment are only formed over the TFT channel regions; the




Fig. 7. Optical micrograph of the channel region of back-channel-passivated TFTs on CP fabricated using self-alignment with channel lengths of (a)  $L = 5 \mu\text{m}$  and (b)  $L = 3 \mu\text{m}$ . The maximum process temperature was 300 °C, and  $L_{\text{SD}} = 1 \mu\text{m}$ .




Fig. 8. Right-hand side of the optical micrograph shows a back-channel-passivated TFT fabricated at 300 °C on CP and has a  $W/L$  ratio of  $360 \mu\text{m}/3 \mu\text{m}$ . Self-alignment was used to align the S/D electrodes, the channel passivation, and the a-Si:H island to the gate electrode (see text). This TFT lies in the corner of the mask set, ~5 cm from the center of the substrate. The left-hand side of the optical micrograph shows an alignment mark patterned without self-alignment between the bottom-gate electrode layer and the top S/D electrode layer.

alignment mark formed in the S/D mask layer is patterned using mask 3 and standard photolithography during step 11. The gate layer of the alignment mark (patterned with mask 1) and the S/D layer (patterned with mask 3) of the alignment mark are displaced by  $\approx 15 \mu\text{m}$ . This gives an alignment error of  $\Delta \equiv 10^6 \times 15/50000 = 300 \text{ ppm}$ . We would never have been able to fabricate a-Si:H TFTs with channel lengths as short as 3 μm free-standing as a plastic substrate at 300 °C had we only relied on standard photolithography.

### C. Ring Oscillators

We evaluated the performance of ring oscillators from four fabrication runs (refer to the Device Fabrication Section for details). The measured gate delay and power dissipation per inverter stage are plotted and shown in Fig. 9 for oscillators from runs #1, #2, and #3. The measured gate delay and power consumption per inverter stage for oscillators from run #4 is plotted and shown in Fig. 10. The results in Fig. 9 show that the ring-oscillator performance is not affected when using either TFTs in which all layers are patterned by standard photolithography (run #1) or TFTs in which the channel passivation is aligned to the gate by self-alignment (run #2). It has been shown that the propagation delay time through an oscillator inverter stage decreases (i.e., the oscillation frequency increases) when




Fig. 9. Power consumption and gate delay per stage for ring-oscillator runs #1–#3 fabricated on CP.




Fig. 10. Power consumption and gate delay per stage for ring-oscillator run #4 fabricated on CP.

the channel length of the driver TFT  $W_{\text{DRIVER}}$  decreases [33]. The channel length of TFTs in run #3 is half that of TFTs in runs #1 and #2, and the oscillation frequency increases by 50% (delay per stage decreases by 50%) as expected. The ring oscillators for run #4 were made using self-alignment between the TFT channel passivation, the S/D electrodes, the a-Si:H channel, and the gate electrode. The channel length of TFTs from run #4 is  $\sim 2$  times that of TFTs from runs #1 and #2, and the oscillation frequency is correspondingly 50% slower than the oscillation measured for circuits from runs #1 and #2. These results show that functional circuits can be fabricated over the whole surface area of free-standing CP foils when multiple self-alignment steps are employed between the TFT device layers.

## V. CONCLUSION

Our most important result is the feasibility of fabricating flexible a-Si:H TFTs and circuits over the whole working area of free-standing CP foil substrates while achieving a TFT performance comparable with that obtained on display glass. To overcome the substrate distortion induced by thermal stress, we have introduced self-alignment between the S/D electrodes, the channel passivation, the a-Si:H island, and the gate electrode of our TFTs. Back-channel-passivated TFTs on CP were fabricated at a maximum deposition temperature of 300 °C, with channel lengths as small as 3  $\mu\text{m}$  and 1- $\mu\text{m}$  S/D overlaps

with the gate. All self-aligned TFTs over the entire 7.0 cm  $\times$  7.0 cm mask area were functional. The a-Si:H TFTs were tested in circuits by building ring oscillators. We believe that our technique and results amount to a significant step toward the fabrication of a-Si:H TFT circuits with a glasslike stability on free-standing CP substrates.

## ACKNOWLEDGMENT

Author K. H. Cherenack would like to thank Dr. C. Simone for his technical collaboration in this project.

## REFERENCES

- [1] R. F. Service, "Patterning electronics on the cheap," *Science*, vol. 278, no. 5337, pp. 383–384, Oct. 1997.
- [2] B. Hekmatshoar, A. Z. Kattamis, K. H. Cherenack, K. Long, J.-Z. Chen, S. Wagner, J. C. Sturm, K. Rajan, and M. Hack, "Reliability of active-matrix organic light-emitting-diode arrays with amorphous silicon thin-film transistor backplanes on clear plastic," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 63–66, Jan. 2008.
- [3] B. Hekmatshoar, K. H. Cherenack, A. Z. Kattamis, K. Long, S. Wagner, and J. C. Sturm, "Highly stable amorphous-silicon thin-film transistors on clear plastic," *Appl. Phys. Lett.*, vol. 93, no. 3, pp. 032 103-1–032 103-3, Jul. 2008.
- [4] A. Z. Kattamis, I.-C. Cheng, K. Long, B. Hekmatshoar, K. H. Cherenack, S. Wagner, J. C. Sturm, S. Venugopal, D. E. Loy, S. M. O'Rourke, and D. R. Allee, "Amorphous silicon thin-film transistor backplanes deposited at 200 °C on clear plastic," *J. Display Technol.*, vol. 3, no. 3, pp. 304–308, Sep. 2006.
- [5] A. Z. Kattamis, N. Giebink, I.-C. Cheng, Y. Hong, V. Cannella, S. R. Forrest, and S. Wagner, "Active matrix organic light emitting display employing two thin film transistor a-Si:H pixels on flexible stainless steel foil," *J. Soc. Inf. Displ.*, vol. 15, pp. 433–437, 2006.
- [6] Y. Hong, S. Chung, A. Z. Kattamis, I.-C. Cheng, and S. Wagner, "Technical issues of stainless steel foil substrates for OLED display applications," *Proc. SPIE*, vol. 6655, p. 665 50N, Oct. 2007.
- [7] K. Long, "Towards flexible full-color active matrix organic light-emitting displays: Dry dye printing for OLED integration and 280 °C amorphous-silicon thin-film transistors on clear plastic substrates," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 2006.
- [8] A. B. Chwang, M. A. Rothman, S. Y. Mao, R. H. Hewitt, M. S. Weaver, J. A. Silvernail, K. Rajan, M. Hack, and J. J. Brown, "Thin film encapsulated flexible organic electroluminescent displays," *Appl. Phys. Lett.*, vol. 83, no. 3, pp. 413–415, Jul. 2003.
- [9] J. Lewis, S. Grego, B. Chalalala, E. Vick, and D. Temple, "Highly transparent electrodes for organic light-emitting diode-based displays," *Appl. Phys. Lett.*, vol. 85, no. 16, pp. 3450–3452, Oct. 2004.
- [10] G. P. Crawford, *Flexible Flat Panel Displays*. New York: Wiley, 2005, ser. Wiley SID Series in Display Technology.
- [11] H. Uchida, K. Takechi, S. Nishida, and S. Kaneko, "High-mobility and high-stability a-Si:H thin film transistors with smooth  $\text{SiN}_x$ /a-Si interface," *Jpn. J. Appl. Phys.*, vol. 30, no. 12B, pp. 3691–3694, Dec. 1991.
- [12] R. A. Street, *Hydrogenated Amorphous Silicon*. Cambridge, U.K.: Cambridge Univ. Press, 1991.
- [13] C. Blaauw, "Preparation and characterization of plasma-deposited silicon nitride," *J. Electrochem. Soc., Solid State Sci. Technol.*, vol. 131, no. 5, pp. 1114–1118, 1984.
- [14] W. A. MacDonald, "Engineered films for display technologies," *J. Mater. Chem.*, vol. 14, no. 1, pp. 4–10, 2004.
- [15] C. R. McArthur, "Optimization of 75 °C amorphous silicon nitride for TFTs on plastics," M.S. thesis, Univ. Waterloo, Waterloo, ON, Canada, 2003.
- [16] J. B. Choi, D. C. Yun, Y. I. Park, and J. H. Kim, "Properties of hydrogenated amorphous silicon thin film transistors fabricated at 150 °C," *J. Non-Cryst. Solids*, vol. 266–269, pt. 2, pp. 1315–1319, May 2000.
- [17] K. Long, A. Z. Kattamis, I.-C. Cheng, H. Gleskova, S. Wagner, and J. C. Sturm, "Stability of amorphous-silicon TFTs deposited on clear plastic substrates at 250 °C to 280 °C," *IEEE Electron Device Lett.*, vol. 27, no. 2, pp. 111–113, Feb. 2006.
- [18] A. Z. Kattamis, K. H. Cherenack, B. Hekmatshoar, I.-C. Cheng, H. Gleskova, J. C. Sturm, and S. Wagner, "Effect of  $\text{SiN}_x$  gate dielectric deposition power and temperature on a-Si:H TFT stability," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 606–608, Jul. 2007.

- [19] I.-C. Cheng, A. Z. Kattamis, K. Long, J. C. Sturm, and S. Wagner, "Stress control for overlay registration in a-Si:H TFTs on flexible organic-polymer foil substrates," *J. Soc. Displ.*, vol. 13, no. 7, pp. 563–568, 2005.
- [20] A. Z. Kattamis, I.-C. Cheng, K. Long, J. C. Sturm, and S. Wagner, "Dimensionally stable processing of a-Si:H TFTs on polymer foils," in *Proc. 47th Ann. TMS Electron. Mater. Conf.*, 2005, p. 73.
- [21] F. Lemmi, W. Chung, S. Lin, P. M. Smith, T. Sasagawa, B. C. Drews, A. Hua, J. R. Stern, and J. Y. Chen, "High-performance TFTs fabricated on plastic substrates," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 486–488, Jul. 2004.
- [22] J. P. Lu, P. Mei, R. Lujan, and J. B. Boyce, "Performance study of self-aligned amorphous silicon thin-film transistor circuits," in *Proc. ECS*, 1999, vol. 22, pp. 392–399.
- [23] J. P. Lu, P. Mei, J. Rahn, J. Ho, Y. Wang, J. B. Boyce, and R. A. Street, "The impact of self-aligned amorphous Si thin film transistors on imager array applications," *J. Non-Cryst. Solids*, vol. 266/267, no. 2, pp. 1294–1298, May 2000.
- [24] P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, M. Hack, and R. Lujan, "Hybrid amorphous and polycrystalline silicon devices for large-area electronics," in *Proc. Mater. Res. Soc. Symp.*, 1998, vol. 507, pp. 3–12.
- [25] Y. Huang, B. Hekmatshoar, S. Wagner, and J. C. Sturm, "Top-gate amorphous silicon TFT with self-aligned silicide source/drain and high mobility," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 737–739, Jul. 2008.
- [26] Y. Kuo, "A self-aligned, tri-layer, a-Si:H thin film transistor prepared from two photo masks," *J. Electrochem. Soc.*, vol. 139, no. 4, pp. 1199–1204, 1992.
- [27] D. B. Thomasson and T. N. Jackson, "Fully self-aligned tri-layer a-Si:H thin-film transistors with deposited doped contact layer," *IEEE Electron Device Lett.*, vol. 19, no. 4, pp. 124–126, Apr. 1998.
- [28] C. S. Yang, W. W. Read, C. Arthur, E. Srinivasan, and G. N. Parsons, "Self-aligned gate and source drain contacts in inverted-staggered a-Si:H thin-film transistors fabricated using selective area silicon PECVD," *IEEE Electron Device Lett.*, vol. 6, no. 2, pp. 180–182, Jun. 1998.
- [29] I.-C. Cheng, A. Z. Kattamis, K. Long, J. C. Sturm, and S. Wagner, "Self-aligned amorphous-silicon TFTs on clear plastic substrates," *IEEE Electron Device Lett.*, vol. 27, no. 3, pp. 166–168, Mar. 2006.
- [30] K. H. Cherenack, "Fabricating silicon thin-film transistors at 300°C," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 2009, pp. 90–91.
- [31] K. H. Cherenack, "Fabricating silicon thin-film transistors at 300°C," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 2009, pp. 118–120.
- [32] K. H. Cherenack, A. Z. Kattamis, B. Hekmatshoar, J. C. Sturm, and S. Wagner, "Amorphous silicon thin-film transistors fabricated at 300 °C on a clear plastic substrate foil," *IEEE Electron Device Lett.*, vol. 28, no. 11, pp. 1004–1006, Nov. 2007.
- [33] Y.-C. Chu, B.-S. Wu, H.-K. Tsai, and T.-S. Weng, "Circuit applications of amorphous-silicon thin film transistor-ring oscillator: LCD technologies," *Inst. Image Inf. Television Eng. (ITEJ) Tech. Rep.*, vol. 17, no. 64, pp. 25–29, 1993.
- [34] A. Neamen, *Semiconductor Physics and Devices*. Boston, MA: IRWIN, 1992.
- [35] K. Long, "Towards Flexible Full-color Active Matrix Organic Light-Emitting Displays: Dry Dye Printing for OLED Integration and 280 °C Amorphous-Silicon Thin-Film Transistors on Clear Plastic Substrates," Ph.D. dissertation, Princeton Univ., Princeton, NJ, 2006, 104–108.
- [36] K. H. Cherenack, A. Z. Kattamis, B. Hekmatshoar, J. C. Sturm, and S. Wagner, "Amorphous silicon thin-film transistors made on clear plastic at 300 °C," *J. Korean Phys. Soc.*, vol. 54, no. 1, pp. 415–420, 2009.
- [37] M. Ando, M. Wakagi, and T. Minemura, "Effects of back-channel etching on the performance of a-Si:H thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 37, no. 7, pp. 3904–3909, Jul. 1998.
- [38] C.-D. Kim and M. Matsumura, "Short-channel amorphous-silicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 43, no. 12, pp. 2172–2176, Dec. 1996.
- [39] S. H. Kim, J. H. Hur, K. M. Kim, J. H. Koo, and J. Jang, "Short-channel amorphous silicon TFT for AMOLED," *J. Korean Phys. Soc.*, vol. 48, pp. S80–S84, 2005.
- [40] J.-H. Kim and J. Kanicki, "Two-photo-mask fully self-aligned Al bottom-gate a-Si:H TFTs," in *Proc. Asia Display/IDW*, 2001, pp. 439–442.
- [41] G. Fortunato, M. Gentili, L. Luciani, L. Mariucci, A. Pecora, and G. Petrocco, "Source-drain metal contact effects in short-channel a-Si:H thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 29, no. 12, pp. L2353–L2356, Dec. 1990.
- [42] H. H. Busta, J. E. Pogmillar, R. W. Standley, and K. D. Mackenzie, "Self-aligned bottom-gate submicrometer-channel length a-Si:H thin-film transistors," *IEEE Trans. Electron Devices*, vol. 36, no. 12, pp. 2883–2887, Dec. 1989.
- [43] J.-W. Tsai, F.-C. Luo, and H.-C. Cheng, "Effect of intrinsic a-Si:H thickness for back-channel etch type a-Si:H TFTs," in *Proc. SPIE Display Technol. II*, 1998, vol. 3421, pp. 159–162.
- [44] T. Suzuki, M. Hirose, and Y. Osaka, "Influence of gap states on basic characteristics of a-Si:H thin film transistors," *Jpn. J. Appl. Phys.*, vol. 21, no. 5, pp. L315–L317, May 1982.
- [45] S. Fatholouloumi, I. Chan, M. Moradi, and A. Nathan, "Numerical study on the scaling of a-Si:H thin film transistors," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 24, no. 3, pp. 888–891, May 2006.



**K. H. Cherenack** (M'09) received the B.S.E. and M.Sc. degrees from the Electrical and Computer Engineering Department, University of Stellenbosch, Stellenbosch, South Africa, in 2000 and 2002, respectively, the M.A. degree in electrical engineering from Princeton University, Princeton, NJ, in 2006, and the Ph.D. degree in electrical engineering from Princeton University, Princeton, NJ, in 2009.

Her research at Princeton University focused on high temperature amorphous silicon thin-film transistor processing technologies on flexible polymer substrates. She is currently a Postdoctoral Researcher with the Institute for Electronics, Swiss Federal Institute of Technology (ETH), Zürich, Switzerland, where she is developing zinc-oxide transistor circuits and sensors for smart textiles.



**B. Hekmatshoar** received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Tehran, Tehran, Iran, in 2002 and 2004, respectively. He is currently working toward the Ph.D. degree in the Department of Electrical Engineering, Princeton University, Princeton, NJ.

His research focus is on thin-film transistor back-planes on flexible plastic substrates.



**James C. Sturm** (S'81–M'85–SM'95–F'01) received the B.S.E. degree in electrical engineering and engineering physics from Princeton University, Princeton, NJ, and the M.S.E.E and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1981 and 1985, respectively.

He was with Intel Corporation as Microprocessor Design Engineer as well as with Siemens, Munich, Germany. He has been with the Faculty of Princeton University since 1986, where he is currently a Professor of electrical engineering and

PRISM Director. In 1994–1995, he was a von Humboldt Fellow at the Institut Für Halbleitertechnik, University of Stuttgart, Germany. He has worked in the fields of silicon-based heterojunctions, 3-D integration, silicon-on-insulator, optical interconnects, TFT's, and organic light-emitting diodes. His current research interests include silicon–germanium–carbon and related heterojunctions on silicon, SOI, and 3-D integration, large-area electronics, flat-panel displays, organic semiconductors, and the nanotechnology–biology interface.

Prof. Sturm is a member of the American Physical Society and the Materials Research Society. Formerly, he was a National Science Foundation Presidential Young Investigator. He was the recipient of ten awards for teaching excellence from both Princeton University and the Keck Foundation and was the recipient of the President's Distinguished Teaching Award at Princeton in 2004. In 1996 and 1997 he was the Technical Program Chair and General Chair of the IEEE Device Research Conference, for which he is now a charter trustee. He served on the organizing committee of IEDM (1988–1992 and 1997–1999), having chaired both the Solid-State Device and Detectors/Sensors/Displays committees. In 2005, he was named the William and Edna Macaleer Professor of Engineering and Applied Science. He also has been a symposium organizer for the Materials Research Society and on the SOS/SOI, EMC, and several other conference committees. He was the organizing Chair for ISTDM 2006.



**Sigurd Wagner** (SM'78–F'00) received the Ph.D. degree from the University of Vienna, Vienna, Austria, in 1968.

He was a Postdoctoral Fellow with Ohio State University, Columbus. From 1970 to 1978, he was with the Bell Telephone Laboratories on semiconductor memories and heterojunction solar cells, and from 1978 to 1980, he was Chief of the Photovoltaic Research Branch of the Solar Energy Research Institute (now NREL) in Golden, CO. Since 1980, has been Professor of electrical engineering,

Princeton University, Princeton, NJ, developing materials, processes, and components for flexible large-area electronics, electrotiles, and electronic skin. Currently, he is working on backplanes using amorphous and nanocrystalline silicon on plastic and steel foil substrates; elastomeric interconnects and circuit boards; flexible permeation barriers and gate dielectrics; and functional cells for flexible electronics.

Dr. Wagner is a Fellow of the American Physical Society. He was the recipient of the Nevill Mott Prize “for his groundbreaking research, both fundamental and applied, on amorphous semiconductors as well as chalcopyrites” in 2009.