Topics
VHDL
Abstract data types
VHDL entities
VHDL constants
Traffic light entity declaration
VHDL processes
VHDL process example
VHDL formulas
VHDL data types
Operations in the process
Conditional assignments
Some useful constructs
Structure of a VHDL model
A synthesizable VHDL archtiecture
A synthesizable synchronous process
Testbench structure
VHDL testbed organization
Testbench tester process
Email: wolf@princeton.edu
Home Page: http://www.ee.princeton.edu/~wolf/vlsi-book
Other information: (c) 2002 Prentice Hall PTR
Download presentation source