Constructing Virtual Architectures on Tiled Processors

David Wentzlaff

Anant Agarwal

MIT

Emulators and JITs for Multi-Core

David Wentzlaff

Anant Agarwal

MIT

Why Multi-Core?

Why Multi-Core?

Future architectures will be on-chip parallel machines

- Moore's Law provides more parallel silicon resources
- Diminishing sequential returns
- Growth applications are parallel

Why Multi-Core?

Future architectures will be on-chip parallel machines

- Moore's Law provides more parallel silicon resources
- Diminishing sequential returns
- Growth applications are parallel

Future architectures will be optimized for parallel applications

Hardware compatibility will be broken

Why Emulators and JITs on Multi-Core?

Future architectures will be on-chip parallel machines

- Moore's Law provides more parallel silicon resources
- Diminishing sequential returns
- Growth applications are parallel

Future architectures will be optimized for parallel applications

Hardware compatibility will be broken

Why Emulators and JITs on Multi-Core?

Future architectures will be on-chip parallel machines

- Moore's Law provides more parallel silicon resources
- Diminishing sequential returns
- Growth applications are parallel

Future architectures will be optimized for parallel applications

Hardware compatibility will be broken

Future architectures will need to run legacy applications

- Market forces will require future chips to run 1983 "Frogger" for DOS
- Software re-verification on new architectures too costly

Yes

Yes

Bountiful parallel resources

Example: Code optimization cost is reduced

"hot spot" analysis may miss sequential performance

Parallelize client application

Yes

Bountiful parallel resources

Example: Code optimization cost is reduced

"hot spot" analysis may miss sequential performance

Parallelize client application

Parameters for Multi-Core are different

Core-to-Core latencies reduced

Exploit on-chip parallel resources to accelerate emulation

Exploit on-chip parallel resources to accelerate emulation

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Acceleration Mechanisms

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Acceleration Mechanisms

1. Pipelining Virtual Architectures

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Acceleration Mechanisms

- 1. Pipelining Virtual Architectures
- 2. Speculative Parallel Translation

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Acceleration Mechanisms

- 1. Pipelining Virtual Architectures
- 2. Speculative Parallel Translation
- 3. Static & Dynamic Architecture Reconfiguration

Exploit on-chip parallel resources to accelerate emulation

Focused on performance

Acceleration Mechanisms

- 1. Pipelining Virtual Architectures
- 2. Speculative Parallel Translation
- 3. Static & Dynamic Architecture Reconfiguration

Proof of concept system

All software parallel translator: x86 on Raw

Background: Translation



Background: "Old" Parallel Translation









Utilize a Tiled Processor as fabric to construct virtual processor



Utilize a Tiled Processor as fabric to construct virtual processor

Coarse grain pipelining to exploit parallelism

Sequential Translation



2. Speculative Parallel Translation



3. Reconfiguration

Different programs have different characteristics

Processor Architect uses benchmarks to choose "compromise" processor

3. Reconfiguration

Different programs have different characteristics

Processor Architect uses benchmarks to choose "compromise" processor

Static Reconfiguration

Choose different virtual machine configuration based off application

Dynamic Reconfiguration

Detect phases/programs dynamic needs and reconfigure at runtime

Cost to reconfiguration



Photo Courtesy Intel Corp. 3

Prototype System and Evaluation

Background: Architectures



x86 (Pentium III)

CISC instruction set

SHardware Virtual Memory (VM)No VMHardware Memory ProtectionNo MemoryCondition Codes used for branchingNo ConditHardware instruction cacheSoftware rHardware instruction cacheSoftware r1 superscalar processor core16 Process3-way parallelism4 low laterOut-of-order processorIn-order processorIntel Corp.In-order processor



Raw

	RISC instruction set
	No VM
	No Memory Protection
	No Condition Codes
	Software managed instruction memory
	16 Processors arranged in 4x4 mesh
	4 low latency networks
/	In-order processors

System Design



System Design



Methodology

Cycle comparison of Raw vs. Pentium III

All results collected on real hardware

No hardware added

Same binaries (unmodified)

Metric: Slowdown

Raw executing x86 code compared by cycle against Pentium III

Baseline Performance



2. Speculative Parallel Translation



L2 Code Cache Miss Rate 2. Speculative Parallel Translation



3. Static Reconfiguration

3. Static Reconfiguration

3. Static Reconfiguration

3. Dynamic Reconfiguration

3. Dynamic Reconfiguration

3. Reconfiguration Zoom

Intrinsic	Raw Emulator		Pentium III	
	latency	occupancy	latency	occupancy
L1 Cache Hit	6	4	3	1
L2 Cache Hit	87	87	7	1
L2 Cache Miss	151	87	79	1

Intrinsic	Raw Emulator			Pentium III
	latency	occupancy	latency	occupancy
L1 Cache Hit	6	4	3	1
L2 Cache Hit	87	87	7	1
L2 Cache Miss	151	87	79	1

CPI = (memory_access_rate * (((1 – L1_miss_rate) * L1_hit_occupancy) + (L1_miss_rate * (((1 – L2_miss_rate * L2_miss_occupancy))))) + ((1 – memory_access_rate) * non_memory_CPI)

Intrinsic	Raw Emulator		Pentium III	
	latency	occupancy	latency	occupancy
L1 Cache Hit	6	4	3	1
L2 Cache Hit	87	87	7	1
L2 Cache Miss	151	87	79	1
Memory CPI		3.9		1

CPI = (memory_access_rate * (((1 – L1_miss_rate) * L1_hit_occupancy) + (L1_miss_rate * (((1 – L2_miss_rate * L2_miss_occupancy))))) + ((1 – memory_access_rate) * non_memory_CPI)

Memory System

Lack of ILP

Condition Codes (Flags)

3.9x slowdown1.3x slowdown1.1x slowdown

Memory System

Lack of ILP

Condition Codes (Flags)

3.9x slowdown

1.3x slowdown

x 1.1x slowdown

5.5x slowdown

Memory System

Lack of ILP

Condition Codes (Flags)

3.9x slowdown

1.3x slowdown

x 1.1x slowdown

5.5x slowdown

Code Cache Misses

1 – 20x slowdown

53

Future Work

Hardware additions to facilitate parallel emulation

x86 Server farm on a chip

Inter-Virtual Processor dynamic load balancing

Differing forms of Dynamic Reconfiguration

Vary number of functional units

Questions ?

