The Raw Processor



A Scalable 32 bit Fabric for General Purpose and Embedded Computing

Michael Taylor, Jason Kim, Jason Miller, Fae Ghodrat, Ben Greenwald, Paul Johnson, Walter Lee, Albert Ma, Nathan Shnidman, Volker Strumpen, David Wentzlaff, Matt Frank, Saman Amarasinghe, and Anant Agarwal

MIT Laboratory for Computer Science http://cag.lcs.mit.edu/raw

Computer Architecture from 10,000 feet



class of computation

physical phenomenon

... we use abstractions to make this easier

The Abstraction Layers That Make This Easier

foo(int x) { .. }



Abstractions must change as world changes

Changing Application	IS		
Language / API Compiler / OS ISA Micro Architecture Floorplan / Layout Design Style Design Rules			
Process Materials Science Changes in physical constraints	More Wire Delay	More Gates Pins	More Power

Everyone is thinking about wire delay

Language / API Compiler / OS ISA

Micro Architecture

Floorplan / Layout Design Rules Process Materials Science Partitioning(21264) Pipelining (P4) Timing Driving Placement Fatter wires Deeper wires Cu wires

The bottom line



Raw tries to solve these problems by exposing the underlying resources with a scaleable, parallel ISA.

Micro Architecture

Floorplan / Layout Design Rules Process Materials Science It orchestrates these resources with spatially-aware compilers.



Intuition

Customized gates Customized wiring Customized placement Customized pins Fixed function

1 cycle wire

Heroic attempts to distribute computation across a hand-full of relatively nearby ALUs. I/O through memory interface



The Raw ISA provides a parallel interface to the gates



Raw is an array of replicated tiles.

Use more tiles to get more computation.



The Raw ISA provides a parallel interface to the wiring resources



The Raw ISA provides a parallel interface to the pins



(201 Gb/s @ 225 Mhz)

The Raw ISA is scalable

Simulates larger Raw processors (to 64 chips) at full speed.

1 16 Chip board:

256 Tiles 57 GFLOPS @ 225 MHz 32 MB SRAM onchip 806 Gb/s I/O 32 KB of RF



QED: The Raw ISA scales





.15u

tiles and I/O ports scale linearly with gates and pins.

- 1. Wire delay
- 2. Design complexity
- 3. Verification complexity
- ... are all independent of transistor count.

Raw is also backwards-compatible.

Raw: How tiles are used







Enabler: The Raw Networks

The Raw ISA treats the networks as first class citizens, just like registers.

ALU-ALU latency in cycles:

Dynamic Networks: 5 + # hops + # turns
1. dimension-ordered, worm-hole routed
2. for cache misses / IO / interrupts
and unpredictable communication

Static Networks: 2 + # hops

- 1. routes compiled into static router SMEM
- 2. Messages arrive in known order

Throughput: 1 word/cycle per dir. per network

This network is not a first class citizen.



This is: the networks are tightly coupled into the bypass paths



Raw Stats

IBM SA-27E .15u 6L Cu

18.2mm x 18.2mm die.

.122 Billion Transistors

16 Tiles

2048 KB SRAM Onchip

1657 Pin CCGA Package (1152 HSTL signal IO)

~225 MHz

~25 Watts



For architectural details, see:
http://cag.lcs.mit.edu/pub/raw/documents/RawSpec99.pdf

Summary

Raw exposes wire delay at the ISA level. This allows the compiler to explicitly manage gates in a scaleable fashion.

Raw provides a direct, parallel interface to all of the chip resources: gates, pins, and wires.



Raw enables the use of these gates by providing tightly coupled network communication mechanisms in the ISA.